Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1522739imu; Tue, 20 Nov 2018 20:15:39 -0800 (PST) X-Google-Smtp-Source: AFSGD/Ui+jOQP+LkAs5GLPop9XzIYrkyhtMwoah3nLoAIaLLdA/l0ykZConKFRZV3MlGdRy4kNTO X-Received: by 2002:a17:902:8e8a:: with SMTP id bg10mr5176559plb.192.1542773739006; Tue, 20 Nov 2018 20:15:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542773738; cv=none; d=google.com; s=arc-20160816; b=ZdVhy7WbfCz7EhEEP4GrnvaRA+fsUhonXX2ydLxh4uYVLLYbOF2J9a0pzAhyYvyP2x jxa0zJm4lv61hYRaSig2lPMJUuIWgtRdIoXv5oGVE0UmrTvquFm0+mlm8Ike6Uh38439 sBbumWmdj3ieNeNq50qIVxrlqSIm4oBBLHUqGyr6XqsjWsDw9O23/NMoiIe3EIbFRim1 L2PG3NgwJp31pUPFCvyg69Fl1LPI3/sKVv80R+UppvteSB6WXtsxGQfXUA2upYZ5SGO/ rgazbajWPfE/cHEUwXpGSXVsiOZL4ANAz09LhgUScqhWLidEPO+DIfw56+4SFBXGVMYB ETGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=3aVXnKaWYjDlGDG7H/EuOoimtpx+hdhDUTheo3rb678=; b=RU3ISN7GL3TCJx8kkg6FL2VbB6/vS+Sxs4Fby4iXadfEvdlxMWYoyFKzP7GGeTROtX EZaP41dF+qfuqjgtDaOcTh70fZ3HabHoRu3biTYAYTNfgxdIeRJ31LeLs4/g49BLyNvr gdrPB+vvcuWAt69vYoA1GdEwPPqf4N2R5KBQJdN7l9sGXTkKXuPKelSjqgOT8h35aPEP w3cx4dwrkCwXZPUmWwKqhAXgx+NTG6+RHiO9WySNXM6ejguk1Uvi1ODf++WmklVbTWii 4jpWqlx5b/0xgj3KdV9a8YhfE7TPN+zAT1QGlKMKt9rbEIxloZK4qnGvpAF7tDCYocg3 hMzQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=vmware.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c8si6283420pgl.507.2018.11.20.20.15.23; Tue, 20 Nov 2018 20:15:38 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=vmware.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728179AbeKUO0t (ORCPT + 99 others); Wed, 21 Nov 2018 09:26:49 -0500 Received: from ex13-edg-ou-001.vmware.com ([208.91.0.189]:13925 "EHLO EX13-EDG-OU-001.vmware.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726849AbeKUO0K (ORCPT ); Wed, 21 Nov 2018 09:26:10 -0500 Received: from sc9-mailhost2.vmware.com (10.113.161.72) by EX13-EDG-OU-001.vmware.com (10.113.208.155) with Microsoft SMTP Server id 15.0.1156.6; Tue, 20 Nov 2018 19:52:52 -0800 Received: from sc2-haas01-esx0118.eng.vmware.com (sc2-haas01-esx0118.eng.vmware.com [10.172.44.118]) by sc9-mailhost2.vmware.com (Postfix) with ESMTP id 4CD13B1877; Tue, 20 Nov 2018 22:53:30 -0500 (EST) From: Nadav Amit To: Ingo Molnar CC: , , "H. Peter Anvin" , Thomas Gleixner , Borislav Petkov , Dave Hansen , Peter Zijlstra , , , , Andy Lutomirski , Kees Cook , Dave Hansen , Nadav Amit Subject: [PATCH v6 03/10] x86/mm: temporary mm struct Date: Tue, 20 Nov 2018 12:35:38 -0800 Message-ID: <20181120203545.34928-4-namit@vmware.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181120203545.34928-1-namit@vmware.com> References: <20181120203545.34928-1-namit@vmware.com> MIME-Version: 1.0 Content-Type: text/plain Received-SPF: None (EX13-EDG-OU-001.vmware.com: namit@vmware.com does not designate permitted sender hosts) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Andy Lutomirski Sometimes we want to set a temporary page-table entries (PTEs) in one of the cores, without allowing other cores to use - even speculatively - these mappings. There are two benefits for doing so: (1) Security: if sensitive PTEs are set, temporary mm prevents their use in other cores. This hardens the security as it prevents exploding a dangling pointer to overwrite sensitive data using the sensitive PTE. (2) Avoiding TLB shootdowns: the PTEs do not need to be flushed in remote page-tables. To do so a temporary mm_struct can be used. Mappings which are private for this mm can be set in the userspace part of the address-space. During the whole time in which the temporary mm is loaded, interrupts must be disabled. The first use-case for temporary PTEs, which will follow, is for poking the kernel text. [ Commit message was written by Nadav ] Cc: Kees Cook Cc: Peter Zijlstra Cc: Dave Hansen Reviewed-by: Masami Hiramatsu Tested-by: Masami Hiramatsu Signed-off-by: Andy Lutomirski Signed-off-by: Nadav Amit --- arch/x86/include/asm/mmu_context.h | 32 ++++++++++++++++++++++++++++++ 1 file changed, 32 insertions(+) diff --git a/arch/x86/include/asm/mmu_context.h b/arch/x86/include/asm/mmu_context.h index 0ca50611e8ce..0141b7fa6d01 100644 --- a/arch/x86/include/asm/mmu_context.h +++ b/arch/x86/include/asm/mmu_context.h @@ -338,4 +338,36 @@ static inline unsigned long __get_current_cr3_fast(void) return cr3; } +typedef struct { + struct mm_struct *prev; +} temporary_mm_state_t; + +/* + * Using a temporary mm allows to set temporary mappings that are not accessible + * by other cores. Such mappings are needed to perform sensitive memory writes + * that override the kernel memory protections (e.g., W^X), without exposing the + * temporary page-table mappings that are required for these write operations to + * other cores. + * + * Context: The temporary mm needs to be used exclusively by a single core. To + * harden security IRQs must be disabled while the temporary mm is + * loaded, thereby preventing interrupt handler bugs from override the + * kernel memory protection. + */ +static inline temporary_mm_state_t use_temporary_mm(struct mm_struct *mm) +{ + temporary_mm_state_t state; + + lockdep_assert_irqs_disabled(); + state.prev = this_cpu_read(cpu_tlbstate.loaded_mm); + switch_mm_irqs_off(NULL, mm, current); + return state; +} + +static inline void unuse_temporary_mm(temporary_mm_state_t prev) +{ + lockdep_assert_irqs_disabled(); + switch_mm_irqs_off(NULL, prev.prev, current); +} + #endif /* _ASM_X86_MMU_CONTEXT_H */ -- 2.17.1