Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp393383imu; Mon, 26 Nov 2018 23:54:23 -0800 (PST) X-Google-Smtp-Source: AFSGD/XwH10h0exwdKR1i6Djz1zQmc1H2npT6GIboLeDdxkjBSxzmJCt/hqO3zVmh3mumff64XvL X-Received: by 2002:a17:902:e101:: with SMTP id cc1-v6mr31851755plb.165.1543305262954; Mon, 26 Nov 2018 23:54:22 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543305262; cv=none; d=google.com; s=arc-20160816; b=wp7D3PaXoPwfoodDjWQICf+IK+c/33emwmGy+u8SfppDIjKtkw7XVrBrHoMOBmd+it C/cXgENm1d9yPzYack3UjCb92OygyaTOY5lStpp8ei8fatG21hbIOQ54BQrPft+X3FWB 7B/+oQ3upaXLn4oAztCBeGbHnPNrhDFu3MEAyOtUploPzoTcaQ14bEbppk/fYjz/pr2I denw+WcWA6+N5OQ3u/gHaNPJyDu+SUV/zspWDUnRbIbzYebrpTjdV6pSoYQjkp7tC3ba wNvApiS5OQtOyJCi05GyRsEVMM3raOnG7zJ05now4PHxfJeJzfaDxSZfC4vR6vYV3Ged z6lg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-transfer-encoding:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=yijdL2EKW0bJWT2vqfFEFwEpMJu+wSulok7ldxTM/G4=; b=IMXQNNI64HWQWsV3jOuSWSVdGtARpd1REJRfXJSYRFdQ6T9BNLsJsocm507fJj99rb ZRxck05pTcAQHZKJhmbDi0jpria13Su+tRS+mOCDJafbJYjU8NlRxeXffg50qEZXfxvA l9/tDLMm4tFTzyZ+Sp5w/maoJTxCX+Fu48tyqafcbBjJoE9KWj4uwIx2yfQDHk/CAMQm VSbF5mbrDO70LeHKDJ8z6XT5U83wXlt+YQ17IgvZpRVlJXKL6n/WmB/L3Y+ubCuIh3RJ M6A041X6j2dE0baPvObSKZYyDuH0tcQPkQ6dXJVRSj0AdjtQjofzmTaxFNF6lZqAfPhZ KXxQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 35si2947731plf.177.2018.11.26.23.54.07; Mon, 26 Nov 2018 23:54:22 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729298AbeK0Stt convert rfc822-to-8bit (ORCPT + 99 others); Tue, 27 Nov 2018 13:49:49 -0500 Received: from mail.bootlin.com ([62.4.15.54]:53502 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728921AbeK0Stt (ORCPT ); Tue, 27 Nov 2018 13:49:49 -0500 Received: by mail.bootlin.com (Postfix, from userid 110) id BD8D620DC4; Tue, 27 Nov 2018 08:52:46 +0100 (CET) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.2 Received: from localhost (aaubervilliers-681-1-94-205.w90-88.abo.wanadoo.fr [90.88.35.205]) by mail.bootlin.com (Postfix) with ESMTPSA id 7082320D2E; Tue, 27 Nov 2018 08:52:27 +0100 (CET) Date: Tue, 27 Nov 2018 08:52:26 +0100 From: Maxime Ripard To: Hao Zhang Cc: robh+dt@kernel.org, mark.rutland@arm.com, wens@csie.org, mturquette@baylibre.com, sboyd@kernel.org, thierry.reding@gmail.com, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pwm@vger.kernel.org, linux-sunxi@googlegroups.com Subject: Re: [PATCH v3 1/6] Documentation: ARM: sunxi: pwm: add Allwinner sun8i. Message-ID: <20181127075226.qo3mv3o6etqdjaop@flea> References: <20181125161859.GA5277@arx-s1> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: 8BIT In-Reply-To: <20181125161859.GA5277@arx-s1> User-Agent: NeoMutt/20180716 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Nov 26, 2018 at 12:18:59AM +0800, Hao Zhang wrote: > This patch adds Allwinner sun8i pwm binding document. > > Signed-off-by: Hao Zhang > --- > .../devicetree/bindings/pwm/pwm-sun8i.txt | 24 ++++++++++++++++++++++ > 1 file changed, 24 insertions(+) > create mode 100644 Documentation/devicetree/bindings/pwm/pwm-sun8i.txt > > diff --git a/Documentation/devicetree/bindings/pwm/pwm-sun8i.txt b/Documentation/devicetree/bindings/pwm/pwm-sun8i.txt > new file mode 100644 > index 0000000..7531d85 > --- /dev/null > +++ b/Documentation/devicetree/bindings/pwm/pwm-sun8i.txt > @@ -0,0 +1,24 @@ > +Allwinner sun8i R40/V40/T3 SoC PWM controller > + > +Required properties: > + - compatible: Should be one of: > + - "allwinner,sun8i-r40-pwm" > + - reg: Physical base address and length of the controller's registers > + - interrupts: Should contain interrupt. > + - clocks: From common clock binding, handle to the parent clock. > + - clock-names: Must contain the clock names described just above. You didn't describe those names in that document. You seem to have used mux-0 and mux-1 for the clock names. I guess we don't have to use a name there, we can simply use the position to find out (as long as it's documented in the binding) Maxime -- Maxime Ripard, Bootlin Embedded Linux and Kernel engineering https://bootlin.com