Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp159123imu; Tue, 27 Nov 2018 10:23:24 -0800 (PST) X-Google-Smtp-Source: AFSGD/WBw3yOQimxqABColeqMO3huwziSrIq0BhH6deTnHDmW3j2eFr7fGjITYICKvzqDLm7GNOx X-Received: by 2002:a63:d10:: with SMTP id c16mr30468630pgl.382.1543343004736; Tue, 27 Nov 2018 10:23:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543343004; cv=none; d=google.com; s=arc-20160816; b=XBK5u7g3mXHQKc4wE3j4sbi4N9L9CB8QVFN6olyR4Mxt5osdxiCLR2W6TiWY70Lwtc vFeR4Ez/M16j1PP++HhG8SecBrKPTmE7w/U9aCMA2xrZ2MVH9k+NFCI6zEcnOwuDJ2m/ tl5OD+NDlSCyjSz0cs1W3QCTTb+wFL+vbSPcdhRiReMntVtQs0gK6LNfKzePARIt3gvv 2nbceM5l/wgPp/c50mhSLwAfow/W4CiEr9TNeVPK/Pi0Fcd9PMkBS4nU6ETXQ7sIe37b eJ5xish5Bjxynxo0Q4qZd2vlthPiqVy6yVWpF8ppH9ZUh9L09plTcgFQTfiEEm/gsOM+ a72w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dmarc-filter:dkim-signature:dkim-signature; bh=51lwgW1nJiMEEKzkWN1xYv02jsALisT3wz9mNqELZiE=; b=WZVmztJbySoU1WcCbWhW5ozdsKqgnW8FFAPPTrSfwYKyMfRCRR9EEhqZUKJ23g+0aj XSQvbU0cIrlJf9rZHTqhbMemdQvzSrPoX//n9hhrzCkPH/XEE4yiOfXAygGJu7NI/d5v tPcVYe4/opuVSMM2KGjtRpiFAgPN2VgohJ4Rmk6mxvVIVomZms/Jke7c6pZquJIhi0m8 9aaVqcIAg1KZW4Tgs1g7lsdmPkdSYtjoNt054O5X9totbeCtCLZWvTSH+qdSCdjkMG/h AvJbPzwqbtwA2Lf+YAalMIrKkTXVZE/7zpjjdvd8TPQCJqFeowwEO+Z7SKZISUipVHuI FZ+g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=kmzZdzxU; dkim=pass header.i=@codeaurora.org header.s=default header.b=kmzZdzxU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 205si4790865pfa.199.2018.11.27.10.22.48; Tue, 27 Nov 2018 10:23:24 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=kmzZdzxU; dkim=pass header.i=@codeaurora.org header.s=default header.b=kmzZdzxU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731511AbeK1FUM (ORCPT + 99 others); Wed, 28 Nov 2018 00:20:12 -0500 Received: from smtp.codeaurora.org ([198.145.29.96]:54194 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725740AbeK1FUL (ORCPT ); Wed, 28 Nov 2018 00:20:11 -0500 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id BB8A96020A; Tue, 27 Nov 2018 18:21:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1543342885; bh=Zo6eQZ5xb0LG5TMt47WSqM3/tIekgNiQlyk4b6SezOs=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=kmzZdzxURpFrmZBi76Kbn1iLcnsmO5m7z9ETNDGudZe3y6stMo46JwDvskLNY33hA WicD3TpvkQ0CjWusgLu6hIX5zu725wBffrKxMZBb+Bt1809rKFsngksBObrpKX0ESy YA0nz1xguZd+yEgZhki441Tzos4wul8T2lZ5X+VI= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0 Received: from localhost (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: ilina@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id AF20A6020A; Tue, 27 Nov 2018 18:21:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1543342885; bh=Zo6eQZ5xb0LG5TMt47WSqM3/tIekgNiQlyk4b6SezOs=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=kmzZdzxURpFrmZBi76Kbn1iLcnsmO5m7z9ETNDGudZe3y6stMo46JwDvskLNY33hA WicD3TpvkQ0CjWusgLu6hIX5zu725wBffrKxMZBb+Bt1809rKFsngksBObrpKX0ESy YA0nz1xguZd+yEgZhki441Tzos4wul8T2lZ5X+VI= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org AF20A6020A Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=ilina@codeaurora.org Date: Tue, 27 Nov 2018 11:21:23 -0700 From: Lina Iyer To: Stephen Boyd Cc: evgreen@chromium.org, marc.zyngier@arm.com, linux-kernel@vger.kernel.org, rplsssn@codeaurora.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, thierry.reding@gmail.com Subject: Re: [RFC v3 2/3] dt-bindings: sdm845-pinctrl: add wakeup interrupt parent for GPIO Message-ID: <20181127182123.GC28236@codeaurora.org> References: <20181121000648.29262-1-ilina@codeaurora.org> <20181121000648.29262-3-ilina@codeaurora.org> <154283618199.88331.10217252750356423959@swboyd.mtv.corp.google.com> <20181126161455.GA28236@codeaurora.org> <154330994255.88331.11409511159882116164@swboyd.mtv.corp.google.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii; format=flowed Content-Disposition: inline In-Reply-To: <154330994255.88331.11409511159882116164@swboyd.mtv.corp.google.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Nov 27 2018 at 02:12 -0700, Stephen Boyd wrote: >Quoting Lina Iyer (2018-11-26 08:14:55) >> On Wed, Nov 21 2018 at 14:36 -0700, Stephen Boyd wrote: >> >Quoting Lina Iyer (2018-11-20 16:06:47) >> >> SDM845 SoC has an always-on interrupt controller (PDC) with select GPIO >> >> routed to the PDC as interrupts that can be used to wake the system up >> >> from deep low power modes and suspend. >> >> >> >> Signed-off-by: Lina Iyer >> >> --- >> >> .../bindings/pinctrl/qcom,sdm845-pinctrl.txt | 31 ++++++++++++++++++- >> >> 1 file changed, 30 insertions(+), 1 deletion(-) >> >> >> >> diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt >> >> index 665aadb5ea28..bedfa0b57fa6 100644 >> >> --- a/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt >> >> +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt >> >> @@ -29,6 +29,17 @@ SDM845 platform. >> >> Definition: must be 2. Specifying the pin number and flags, as defined >> >> in >> >> >> >> +- wakeup-parent: >> >> + Usage: optional >> >> + Value type: >> >> + Definition: A phandle to the wakeup interrupt controller for the SoC. >> >> + >> >> +- wakeup-irq: >> > >> >This shouldn't be needed. TLMM driver can probe for the possibility of >> >wakeup capable irqs from irq allocation step. The only place we should >> >need to know what TLMM pins map to what PDC lines is in the PDC driver. >> > >> Why? Every driver seems to translate the hardware IRQ and pass it to >> it's parent. Why should this be any different ? The PDC is an interrupt >> controller that just knows an interrupt port and maps it to the GIC. Not >> sure, I understand the reasoning for this. It seems to add more >> confusing relationship with the PDC interrupt controller, that way. >> > >Two reasons. First, simplicity. The TLMM driver just needs to pass the >gpio number up to the PDC gpio domain and then that domain can figure >out what hwirq it maps to within the PDC hw irq space. I don't see any >reason why we have to know the hwirq of PDC within the TLMM driver >besides "let's not be different". > >And second, it makes it easier for us to implement the MPM case in the >TLMM driver by letting the TLMM code just ask "should I mask the irq >here or not?" by passing that with a wrapper struct around the fwspec >and a dedicated domain in the PDC/MPM driver. Keeping less things in the >TLMM driver and not driving the decision from DT but from tables in the >PDC driver also keeps things simple and reduces DT parsing code/time. > Couldn't this be simply achieved by matching the compatible flags for PDC/MPM bindings for the wakeup-parent in the TLMM driver? Thanks, Lina