Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp750314imu; Tue, 27 Nov 2018 21:45:38 -0800 (PST) X-Google-Smtp-Source: AFSGD/WNOMNpFsZaQP3ItXOjGh4UuJQPI/KeIB4ARaSdN0j01tQ7dEXEyunzygWZtdcWukUDqUJW X-Received: by 2002:a63:eb0e:: with SMTP id t14mr32341201pgh.445.1543383938736; Tue, 27 Nov 2018 21:45:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543383938; cv=none; d=google.com; s=arc-20160816; b=tsOt73ZZbU38zW0nNcVxRolLc1ABaPWMrqepCpap+yXsP4HmfM1iMI9EiyRJ62HZPd 3bfx5SkfFgUjZZcV+F3nh6kp3tyhG4t7rXLi4gVAmiwfPXLptQ6HKJshsSNdlCIHQ8/s lrAa/RsJsoF3d8s6f4a2Fs+sDNg76DXsqWLNwvSGy02YFRzUwcXLMBEqFBUdNgzGqKCh GVM9hmHJWxKMyzcw/CeJnQDqOqPOWjzw1nnnlEizuzGaVuq3pfjrNO4DIt0RGpEj669z a/TiTVnGRgILQfY1z7ejIM3T4YNU8sOHUvfdk27s8Kuw6lrWkaJsiriUzDzra0lLl5+Z nc6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=GJ7fhsnrRP5TtVJJ6RqU5e8J5Il86rbp50JlsYx4V4Q=; b=osbVAH5w3+6zL0tOduMYRkFlADDqcKOBsX8hUItc/jpjaLkF64RuLu1FMaJwDs9g2R o7ia6I/ipmugRUOWqIdyzXdP4y+PHwpaBPvKzA6d2AEc3UPcLchtMfZQdMhjjXPVF8h6 1QHUVmpi9RB/IT7Wfnk/WdPJn8ng5WsiZadhdazOIZyR+CUiyHGYL9jhvzqac/79OQPK lRbyLuMBjoKpgP09yr9gfjW1ZNHN+Dy68RQXsXzXqy8/NObiXcR4QfK6PYZpBB1atTMF WJ2eiBtqzR6Hy17iv4qoXJz+ZyIR6QKvjKsVIU2ZvO7EhXzhYzP8roSvHmAs+oGPT+jo X9HA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=ZU1tRxF0; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o22si6022908pgb.584.2018.11.27.21.45.23; Tue, 27 Nov 2018 21:45:38 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=ZU1tRxF0; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727680AbeK1QpO (ORCPT + 99 others); Wed, 28 Nov 2018 11:45:14 -0500 Received: from hqemgate14.nvidia.com ([216.228.121.143]:15527 "EHLO hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727501AbeK1QpN (ORCPT ); Wed, 28 Nov 2018 11:45:13 -0500 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Tue, 27 Nov 2018 21:44:49 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Tue, 27 Nov 2018 21:44:47 -0800 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Tue, 27 Nov 2018 21:44:47 -0800 Received: from HQMAIL106.nvidia.com (172.18.146.12) by HQMAIL104.nvidia.com (172.18.146.11) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Wed, 28 Nov 2018 05:44:47 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL106.nvidia.com (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Wed, 28 Nov 2018 05:44:47 +0000 Received: from niwei-ubuntu.nvidia.com (Not Verified[10.19.225.182]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 27 Nov 2018 21:44:46 -0800 From: Wei Ni To: , , CC: , , , , Wei Ni Subject: [PATCH v3 3/3] thermal: tegra: parse sensor id before sensor register Date: Wed, 28 Nov 2018 13:44:37 +0800 Message-ID: <1543383877-20555-4-git-send-email-wni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1543383877-20555-1-git-send-email-wni@nvidia.com> References: <1543383877-20555-1-git-send-email-wni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1543383889; bh=GJ7fhsnrRP5TtVJJ6RqU5e8J5Il86rbp50JlsYx4V4Q=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=ZU1tRxF0zvuANfEFJS8ESiHKq5wXHBOhYaFqcoWkU+vJiRXfOAo+mS3M7M3hNKmV/ CLum5i4uiAMFmjBFVDqZ+L/LNkwNtbFfY3dFbiOmhObFhTslgL0IOnxoUxesR7SAFh OXrIHlkCY3Lc5k9snF/Ln7xZWSSVtwFI5FOYeXgCXNe6c2OMyKYA7bMYR5eTSjbPKS 3AWJo1TsgDbNmq6P8JyQEwclkrMR8dtyDatFwzJVlTHs0sDbikLaWGOfAbMy9ZBT7O D6UIwfPiL57kSXpoFsTj5Nvv3VrDldPmSW2MEQ7cmFc7dc68KkxCeyX6C88403j8N4 9J54PGHbjdmUA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Since different platforms may not support all 4 sensors, so the sensor registration may be failed. Add codes to parse dt to find sensor id which need to be registered. So that the registration can be successful on all platform. Signed-off-by: Wei Ni --- drivers/thermal/tegra/soctherm.c | 46 ++++++++++++++++++++++++++++++++++++++-- 1 file changed, 44 insertions(+), 2 deletions(-) diff --git a/drivers/thermal/tegra/soctherm.c b/drivers/thermal/tegra/soctherm.c index 375cadbc24cd..79e4628224d7 100644 --- a/drivers/thermal/tegra/soctherm.c +++ b/drivers/thermal/tegra/soctherm.c @@ -1224,6 +1224,44 @@ static void soctherm_init(struct platform_device *pdev) tegra_soctherm_throttle(&pdev->dev); } +static bool tegra_soctherm_find_sensor_id(int sensor_id) +{ + int id; + bool ret = false; + struct of_phandle_args sensor_specs; + struct device_node *np, *sensor_np; + + np = of_find_node_by_name(NULL, "thermal-zones"); + if (!np) + return ret; + + sensor_np = of_get_next_child(np, NULL); + for_each_available_child_of_node(np, sensor_np) { + if (of_parse_phandle_with_args(sensor_np, "thermal-sensors", + "#thermal-sensor-cells", + 0, &sensor_specs)) + continue; + + if (sensor_specs.args_count != 1) { + WARN(sensor_specs.args_count > 1, + "%s: wrong cells in sensor specifier %d\n", + sensor_specs.np->name, sensor_specs.args_count); + continue; + } else { + id = sensor_specs.args[0]; + if (sensor_id == id) { + ret = true; + break; + } + } + } + + of_node_put(np); + of_node_put(sensor_np); + + return ret; +} + static const struct of_device_id tegra_soctherm_of_match[] = { #ifdef CONFIG_ARCH_TEGRA_124_SOC { @@ -1365,13 +1403,15 @@ static int tegra_soctherm_probe(struct platform_device *pdev) zone->sg = soc->ttgs[i]; zone->ts = tegra; + if (!tegra_soctherm_find_sensor_id(soc->ttgs[i]->id)) + continue; z = devm_thermal_zone_of_sensor_register(&pdev->dev, soc->ttgs[i]->id, zone, &tegra_of_thermal_ops); if (IS_ERR(z)) { err = PTR_ERR(z); - dev_err(&pdev->dev, "failed to register sensor: %d\n", - err); + dev_err(&pdev->dev, "failed to register sensor %s: %d\n", + soc->ttgs[i]->name, err); goto disable_clocks; } @@ -1434,6 +1474,8 @@ static int __maybe_unused soctherm_resume(struct device *dev) struct thermal_zone_device *tz; tz = tegra->thermctl_tzs[soc->ttgs[i]->id]; + if (!tz) + continue; err = tegra_soctherm_set_hwtrips(dev, soc->ttgs[i], tz); if (err) { dev_err(&pdev->dev, -- 2.7.4