Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1464417imu; Wed, 28 Nov 2018 09:56:03 -0800 (PST) X-Google-Smtp-Source: AFSGD/UljVtd8uWIwioqOmOH0y/5pFVnQu4JxeNSfnmnRtv+LUPqo8+tmznOrbZrJnFjeVFmCwYB X-Received: by 2002:a63:f006:: with SMTP id k6mr34083838pgh.259.1543427763677; Wed, 28 Nov 2018 09:56:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543427763; cv=none; d=google.com; s=arc-20160816; b=q6EU+KoQkp3ROLnqHu6XynMnG7ov3Bd6CsNAGF43rZktDCXXNz6bVBs6vtSUFXpwg1 d8pVa12f6bvmRbHJhWEWCkl55OzItTOQaLdH4mQtyZ5rDAWv7srvL0/s5/nyALk2IgwU NdaCghMmfFOOoUOuygy/VPF1n9zVSqH4PeoK5cxr/ijo6UGdHJrfjxQpdjlCFI6EtcWW +u+pIUdjIGMsC2PmQkiEqEMP631W3IU/KLo7wag3hxuXL/11t+2iHgVdSW+LvxhpPwgK ZLS+aPMYZsbDKy8re+zkC6WaYhu0lHasuTclxiRizPJ9IooIN0jMRjV728ZwqdmDAhuE UeDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=lt4vOoa5IQeY71aScK9LTTx0oQoJ6XnjVdiOq/9ThQU=; b=aP0EACSomVa+KpHf2cVJW7cf2I9sTE9AGrvFb1+h6H8M6mgnk5QkGm8BrJfnQaqw2Z UhRw6ceQhJQ7q3betTIgzCf5rEKfi0IseiuBXseM1c4KgOHbYXuN0DIJrKLrDLazX78I jC7IhFi8j4QdDHWZuAZjF61Xtt7MSiBCdtzIKP62+ZpKXkKnk/E1uSCArDRfKyF5uR9p Y+eFrd4GcmuM8vvoQT2eV76mhy3CUggQPGlVPiDHwbtulRsBOzocc0VNCgxxCL6hzPCy Mi2QteOQNikMWhndVjxBiMIQbVNprJWAtOUHcBWRJYUgsjBjklKu50k5ryEHzMGnqr6d T8NQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g124si7534723pgc.568.2018.11.28.09.55.45; Wed, 28 Nov 2018 09:56:03 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729630AbeK2E44 (ORCPT + 99 others); Wed, 28 Nov 2018 23:56:56 -0500 Received: from shell.v3.sk ([90.176.6.54]:39540 "EHLO shell.v3.sk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729540AbeK2E4z (ORCPT ); Wed, 28 Nov 2018 23:56:55 -0500 Received: from localhost (localhost [127.0.0.1]) by zimbra.v3.sk (Postfix) with ESMTP id 9A6E499B89; Wed, 28 Nov 2018 18:54:26 +0100 (CET) Received: from shell.v3.sk ([127.0.0.1]) by localhost (zimbra.v3.sk [127.0.0.1]) (amavisd-new, port 10032) with ESMTP id Qk0XRBjJaXMz; Wed, 28 Nov 2018 18:53:58 +0100 (CET) Received: from localhost (localhost [127.0.0.1]) by zimbra.v3.sk (Postfix) with ESMTP id 3659799C03; Wed, 28 Nov 2018 18:53:40 +0100 (CET) X-Virus-Scanned: amavisd-new at zimbra.v3.sk Received: from shell.v3.sk ([127.0.0.1]) by localhost (zimbra.v3.sk [127.0.0.1]) (amavisd-new, port 10026) with ESMTP id I9DSNTMSk98N; Wed, 28 Nov 2018 18:53:35 +0100 (CET) Received: from belphegor.brq.redhat.com (nat-pool-brq-t.redhat.com [213.175.37.10]) by zimbra.v3.sk (Postfix) with ESMTPSA id 4B6CE999FD; Wed, 28 Nov 2018 18:53:31 +0100 (CET) From: Lubomir Rintel To: arm@kernel.org, Olof Johansson , Arnd Bergmann Cc: Eric Miao , Haojian Zhuang , Russell King , Robert Jarzmik , Pavel Machek , James Cameron , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Lubomir Rintel Subject: [PATCH v4 11/20] irqchip/mmp: only touch the PJ4 & FIQ bits on enable/disable Date: Wed, 28 Nov 2018 18:53:15 +0100 Message-Id: <20181128175324.163202-12-lkundrak@v3.sk> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181128175324.163202-1-lkundrak@v3.sk> References: <20181128175324.163202-1-lkundrak@v3.sk> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On an OLPC XO 1.75 machine, the "security processor" handles the GPIO 71 and 72 interrupts. Don't reset the "route to SP" bit (4). I'm just assuming the bit 4 is the "route to SP" bit -- it fixes the SP-based keyboard for me and defines ICU_INT_ROUTE_SP_IRQ to be 1 << 4. When asked for a data sheet, Marvell was not helpful. Signed-off-by: Lubomir Rintel Acked-by: Pavel Machek --- Changes since v1: - Adjusted wording & ack from Pavel drivers/irqchip/irq-mmp.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/irqchip/irq-mmp.c b/drivers/irqchip/irq-mmp.c index 25f32e1d7764..1ed38f9f1d0a 100644 --- a/drivers/irqchip/irq-mmp.c +++ b/drivers/irqchip/irq-mmp.c @@ -190,7 +190,7 @@ static const struct mmp_intc_conf mmp_conf =3D { static const struct mmp_intc_conf mmp2_conf =3D { .conf_enable =3D 0x20, .conf_disable =3D 0x0, - .conf_mask =3D 0x7f, + .conf_mask =3D 0x60, }; =20 static void __exception_irq_entry mmp_handle_irq(struct pt_regs *regs) --=20 2.19.1