Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1750968imu; Wed, 28 Nov 2018 14:38:21 -0800 (PST) X-Google-Smtp-Source: AFSGD/XqPmmzE/IHxnzD9yt3gZHnWhdhNT57BTLiTgOFAkA593J2g0jSp2IUnG5qeGsI/6inbZZu X-Received: by 2002:a17:902:142:: with SMTP id 60mr39904409plb.330.1543444701717; Wed, 28 Nov 2018 14:38:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543444701; cv=none; d=google.com; s=arc-20160816; b=dA10Vz9/lvNnnl2Cu+FK8L5ftK43BTmKptvNbSTE067gC5oE4cxgAvP2sZATC1O+Ch cC3Xs8ZecgjwVH3OHzsy8DRqdpINPx6I5nEkw9XmHsa0QO5E5BJk19lKeTpw22FLYyTq gjliEMNceNpHAgt6j/zwMJvr7wpj7NwfpKEcHvDdPw327EsTfVl9mHNGB8czl5fHTOm8 Q/gvhxI4K59WK9ahdNNZaTi2MkUtCi9IB9Ba3DBRC+HKDHTgSsR6GnC6zeC8/kgbR0qh eb1tGR49hApvxlo0DEf7tNTyGtzXyaa/9w9Od6Qp2oA2NmG5eE7EUlAKs2lFfKmMYUj4 Yxrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=U5HquPP+e02dVOAMk7E3AUX6XcA/ii1Z/T8jnzUactc=; b=fGy+0bKk7ttzorQCLH3mqqitGSe3q+AfkDzzLPR+BvCX1padIObvHNa2t9XTvyToma i6WccmQm8eVhKn2bch+fGZkJj8+uTtu0++gGhL/G6uG6q2yz0MznkvD61/Sh6E9896G1 Fx6G2ydU4qcFC7s0riPnWOqqk/1aedN4Qsby8QrQADmclUX57SxECEnf+hhLwqkiNOQM gk8KcsY/RYp3DA3/tBaNASJ+sOIGMdWQtCnG+LBeES6w7B7hvv1i1NdZ/9jfBEK7S+zB 0C1UyvEgRavkevdv/MQxwOBLx8Y/hxrZqwr4INs+xiOnJ2uIUwuCFZs2damJF0oMNmKr EXjg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=ovDYSSeM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n18si9541697pfj.30.2018.11.28.14.38.07; Wed, 28 Nov 2018 14:38:21 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=ovDYSSeM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726963AbeK2Jhg (ORCPT + 99 others); Thu, 29 Nov 2018 04:37:36 -0500 Received: from mail-wr1-f67.google.com ([209.85.221.67]:37701 "EHLO mail-wr1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726414AbeK2Jhg (ORCPT ); Thu, 29 Nov 2018 04:37:36 -0500 Received: by mail-wr1-f67.google.com with SMTP id j10so27923517wru.4; Wed, 28 Nov 2018 14:34:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=U5HquPP+e02dVOAMk7E3AUX6XcA/ii1Z/T8jnzUactc=; b=ovDYSSeMrnxSxDYqp8ydM2/L5pcMpltxDaDUAgioYlELkUmfm7Jko8Zsy5e+fTJDtp AkqoOx8aL1HCZfp0T3p/y2tdebfgAxqaCj9Z+iY0thK+qmMMo1/L78fT6ecC0Pef08BX v3F7xR6b0loxHfHThRKYh+wR5zLefKXDS3C5wQX43xkYgam+RudK5eMXziRUlcQ4QiDw 6aYiz0k2Z6x/psehK8NpwMm8yTM5mAoFzoWUF+lfMosjY5muLrVyDRynlwdhSdhoNCs1 JMCKHVlI6b9pFM5XT1ShT8XLQ38U+VOt0I3Unku2mhYVzr7VJHsx0cu8CK8yozIDM1eY lChw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=U5HquPP+e02dVOAMk7E3AUX6XcA/ii1Z/T8jnzUactc=; b=mUMYzCNVQyYST2Yj6SRy2WkF35aaBvDHoLeRRv37pjdT43fO/cxKhhvpovDmEtefQA GAwgvs7QWoFXq5nZTxs2f28kxfQGktGkUp25HaDrDOtVeUfhp/Pxs3d0flPnkG0C8eI+ 8us6ELRNxZivOrLSacZ5KhZNJYmTLuyQp3U2XBClg8PCYnkNoYeU58fm937/TgJNpXA2 cEO9dCZo5Ir9PHw32kX/1YkvqZAdQrbgV2Ldp2ZQ/OJNUFhxTwG1r3xE454ILzi1LX7C +L0OzqFqv15XSulRTU2nmzYoMfh/IpbKsq3PB3syebproVS7qe6AjfrOQkjX+KiqCKny Opvg== X-Gm-Message-State: AA+aEWYTU0T0grrZePAVoA1hIsk7rqBff8vMVK/ApS5ik8nS6AsLfgrF MaWf80gnJ+kr9ku+FttB/3cOTAWTAJ8= X-Received: by 2002:adf:93e6:: with SMTP id 93-v6mr32350754wrp.311.1543444463336; Wed, 28 Nov 2018 14:34:23 -0800 (PST) Received: from ThinkPad.home ([185.219.177.239]) by smtp.gmail.com with ESMTPSA id g198sm180244wmd.23.2018.11.28.14.34.21 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 28 Nov 2018 14:34:22 -0800 (PST) From: Mesih Kilinc To: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-sunxi@googlegroups.com Cc: Mesih Kilinc , Maxime Ripard , Chen-Yu Tsai , Russell King , Daniel Lezcano , Marc Zyngier , Linus Walleij , Icenowy Zheng , Rob Herring , Julian Calaby Subject: [PATCH v5 07/17] irqchip/sun4i: Add support for Allwinner ARMv5 F1C100s Date: Thu, 29 Nov 2018 01:33:17 +0300 Message-Id: <6dbf7832bf743a44648a7eb5e3bb923750956a36.1543443475.git.mesihkilinc@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds support for suniv Allwinner ARMv5 F1C100s SoC which has stripped version of interrupt controller that found in A10/A13. Signed-off-by: Mesih Kilinc Acked-by: Maxime Ripard --- drivers/irqchip/irq-sun4i.c | 47 +++++++++++++++++++++++++++++++++++---------- 1 file changed, 37 insertions(+), 10 deletions(-) diff --git a/drivers/irqchip/irq-sun4i.c b/drivers/irqchip/irq-sun4i.c index 507f4e3..fb78d66 100644 --- a/drivers/irqchip/irq-sun4i.c +++ b/drivers/irqchip/irq-sun4i.c @@ -32,6 +32,8 @@ #define SUN4I_IRQ_MASK_REG(data, x) ((data)->mask_reg_offset + 0x4 * x) #define SUN4I_IRQ_ENABLE_REG_OFFSET 0x40 #define SUN4I_IRQ_MASK_REG_OFFSET 0x50 +#define SUNIV_IRQ_ENABLE_REG_OFFSET 0x20 +#define SUNIV_IRQ_MASK_REG_OFFSET 0x30 struct sun4i_irq_chip_data { void __iomem *irq_base; @@ -105,15 +107,6 @@ static const struct irq_domain_ops sun4i_irq_ops = { static int __init sun4i_of_init(struct device_node *node, struct device_node *parent) { - irq_ic_data = kzalloc(sizeof(struct sun4i_irq_chip_data), GFP_KERNEL); - if (!irq_ic_data) { - pr_err("kzalloc failed!\n"); - return -ENOMEM; - } - - irq_ic_data->enable_reg_offset = SUN4I_IRQ_ENABLE_REG_OFFSET; - irq_ic_data->mask_reg_offset = SUN4I_IRQ_MASK_REG_OFFSET; - irq_ic_data->irq_base = of_iomap(node, 0); if (!irq_ic_data->irq_base) panic("%pOF: unable to map IC registers\n", @@ -149,7 +142,41 @@ static int __init sun4i_of_init(struct device_node *node, return 0; } -IRQCHIP_DECLARE(allwinner_sun4i_ic, "allwinner,sun4i-a10-ic", sun4i_of_init); + +static int __init sun4i_ic_of_init(struct device_node *node, + struct device_node *parent) +{ + irq_ic_data = kzalloc(sizeof(struct sun4i_irq_chip_data), GFP_KERNEL); + if (!irq_ic_data) { + pr_err("kzalloc failed!\n"); + return -ENOMEM; + } + + irq_ic_data->enable_reg_offset = SUN4I_IRQ_ENABLE_REG_OFFSET; + irq_ic_data->mask_reg_offset = SUN4I_IRQ_MASK_REG_OFFSET; + + return sun4i_of_init(node, parent); +} + +IRQCHIP_DECLARE(allwinner_sun4i_ic, "allwinner,sun4i-a10-ic", sun4i_ic_of_init); + +static int __init suniv_ic_of_init(struct device_node *node, + struct device_node *parent) +{ + irq_ic_data = kzalloc(sizeof(struct sun4i_irq_chip_data), GFP_KERNEL); + if (!irq_ic_data) { + pr_err("kzalloc failed!\n"); + return -ENOMEM; + } + + irq_ic_data->enable_reg_offset = SUNIV_IRQ_ENABLE_REG_OFFSET; + irq_ic_data->mask_reg_offset = SUNIV_IRQ_MASK_REG_OFFSET; + + return sun4i_of_init(node, parent); +} + +IRQCHIP_DECLARE(allwinner_sunvi_ic, "allwinner,suniv-f1c100s-ic", + suniv_ic_of_init); static void __exception_irq_entry sun4i_handle_irq(struct pt_regs *regs) { -- 2.7.4