Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1751187imu; Wed, 28 Nov 2018 14:38:39 -0800 (PST) X-Google-Smtp-Source: AFSGD/VtWdGqzDJ1BBiXjkmm/zr650NBom7g7KVg5vf3bMBU9uyR8jEXaG4bAMm0vQPGYM2gaLzG X-Received: by 2002:a65:610d:: with SMTP id z13mr35305941pgu.427.1543444719453; Wed, 28 Nov 2018 14:38:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543444719; cv=none; d=google.com; s=arc-20160816; b=pB9ncQAwO/8xRodyXUKHRHenG2a7QJgk9bFL1DzPo0kN/iALAb79pkmYBmFJ4jAkg3 iM7Kyf49xqpSu6kw5h4/MrKWH2GLxtDRkKmB5FIeun5alasIETpHq0dRLEEdkoGaCReI wtoiBhdVCpGlHJQxMQy+5y5gz7hdKeUTAutW87RQ3r5Q08GGY0V3D6ERK91HBIeRWb6x x7fb59YgJ6lwn0nf1A/8QguGzE8qNCfpbOtgvzXOlQmfZVkGQOOXIunFUj63sKOMqxby quHaVJC23JnwKYDNN4NTRlbdpag6j8E+ScgYhyx5GGmx30vyt+J4kMdLeZxFCNcSFG4m O79w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=pPyUIGXeqFRSeuAkF4pGGd34E1h9rjxV9MCCqdJ4qRg=; b=tCWKOA20j+eJ0l+8Kpl3sYnNU5YzT8WpCWHRJpAySlD5ZYrkC9uBvlSrrHCU9Yh7u+ mLsETWhNqIO2F+QQNUmraIkvrcPDMOjufFYB1jhavGToYzGcSv9jRwiI1WpuHtv/79AF T1qsy1rtXROdwKKZ00Opat6s1/euu3wzPjjKgAXsaamec2l6RHFszqu3jokfpgRTx0fb ebb/GSYmG5YOGfbLxasZ+OnM6ZDTpYot60tHv/DjcCJDdGergJd38naztkwF3V1vQncP RjVOG0UgO7j8dHUn3wACGRi7Nzc9bAV7SpcGG7Q2lE5zaRaq3cR54ytQL2/gk9KX9dib VzpA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=ljiV3zEf; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 184si8823809pgj.329.2018.11.28.14.38.24; Wed, 28 Nov 2018 14:38:39 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=ljiV3zEf; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726878AbeK2Jhd (ORCPT + 99 others); Thu, 29 Nov 2018 04:37:33 -0500 Received: from mail-wm1-f66.google.com ([209.85.128.66]:33242 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726414AbeK2Jhc (ORCPT ); Thu, 29 Nov 2018 04:37:32 -0500 Received: by mail-wm1-f66.google.com with SMTP id r24so364764wmh.0; Wed, 28 Nov 2018 14:34:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=pPyUIGXeqFRSeuAkF4pGGd34E1h9rjxV9MCCqdJ4qRg=; b=ljiV3zEfOgYFTk0HhYJNlSCmaro0nxGKZAC5aW3+BfZDNaCypxDpy8oMaQaQvV+Vpv H396tSaEynnNExJXvUJUoLTDfJa9jfuM7uh2gzWhSoCcjZfbvY0OlyuVmqM2CZXgZHOZ RO2OrykH6Wa2KsdgrkFIJaTiUzvw54fatAU1VgzwcmVs8+mxYYXuycEsgjhgtdnKTnKR VHkyFGVx9odUEt+kniYVQ5QK0CdEI5tsTfh6+spScmgpAvAGb2bimrgIk0RlxeQxoOHl /AJJgOQx1gWDrHtlY0w+FYA+OJ8HQOTCoLjzZGVxeH6PyNanwwFeInFu+78PkRobmzcf UDUw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=pPyUIGXeqFRSeuAkF4pGGd34E1h9rjxV9MCCqdJ4qRg=; b=bLr0pOFwrBY2hr7sLks8Y823SwozWumsmZ0T8vwDi18Im9d3ztuklbrYgvoaUpzC0E sLxqyIl7mDS0C5RAEdUwMQBoBGQxhUKOjx4hcP/SIfVp7GbU4xfto0OjxCghns/q436M 8vFOef6TxTmPISj9gejd7yLRbT78+1cXITtir67+VJMTD31+0e7xGJc3uH4Rm0w1AHV7 Qks413v2SBcmurBd9hWHRd/qPOJ3UAd19G0nTbB7WeQ7t38BnATCu0mTrOSb9iqMO7pD JNV/poz8FBGGxBEmNNU42Qvkdu0GyRyCJAxt+hFT9J8su2vp9vca7EInIPYx8ZijHDKf pK1A== X-Gm-Message-State: AA+aEWYMqUA/G7foRZ/j+VrEcjDosKRPa0SMLEkP+ZVq0wSqVXnASzZZ q4MNPon2uyUtFZ0J58WuSGLHoURbZ+0= X-Received: by 2002:a1c:b456:: with SMTP id d83mr1091575wmf.115.1543444459888; Wed, 28 Nov 2018 14:34:19 -0800 (PST) Received: from ThinkPad.home ([185.219.177.239]) by smtp.gmail.com with ESMTPSA id g198sm180244wmd.23.2018.11.28.14.34.18 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 28 Nov 2018 14:34:19 -0800 (PST) From: Mesih Kilinc To: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, linux-sunxi@googlegroups.com Cc: Mesih Kilinc , Maxime Ripard , Chen-Yu Tsai , Russell King , Daniel Lezcano , Marc Zyngier , Linus Walleij , Icenowy Zheng , Rob Herring , Julian Calaby Subject: [PATCH v5 05/17] irqchip/sun4i: Add a struct to hold global variables Date: Thu, 29 Nov 2018 01:33:15 +0300 Message-Id: <2a0d6976464548ba2c17f818835ec671968f0040.1543443475.git.mesihkilinc@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org In order to support different chips, IC specific data should be hold in a struct. This patch moves irq_base and irq_domain global variables to struct. Signed-off-by: Mesih Kilinc Acked-by: Maxime Ripard --- drivers/irqchip/irq-sun4i.c | 64 +++++++++++++++++++++++++++------------------ 1 file changed, 38 insertions(+), 26 deletions(-) diff --git a/drivers/irqchip/irq-sun4i.c b/drivers/irqchip/irq-sun4i.c index e3e5b91..0c32506 100644 --- a/drivers/irqchip/irq-sun4i.c +++ b/drivers/irqchip/irq-sun4i.c @@ -31,8 +31,12 @@ #define SUN4I_IRQ_ENABLE_REG(x) (0x40 + 0x4 * x) #define SUN4I_IRQ_MASK_REG(x) (0x50 + 0x4 * x) -static void __iomem *sun4i_irq_base; -static struct irq_domain *sun4i_irq_domain; +struct sun4i_irq_chip_data { + void __iomem *irq_base; + struct irq_domain *irq_domain; +}; + +static struct sun4i_irq_chip_data *irq_ic_data; static void __exception_irq_entry sun4i_handle_irq(struct pt_regs *regs); @@ -43,7 +47,7 @@ static void sun4i_irq_ack(struct irq_data *irqd) if (irq != 0) return; /* Only IRQ 0 / the ENMI needs to be acked */ - writel(BIT(0), sun4i_irq_base + SUN4I_IRQ_PENDING_REG(0)); + writel(BIT(0), irq_ic_data->irq_base + SUN4I_IRQ_PENDING_REG(0)); } static void sun4i_irq_mask(struct irq_data *irqd) @@ -53,9 +57,9 @@ static void sun4i_irq_mask(struct irq_data *irqd) int reg = irq / 32; u32 val; - val = readl(sun4i_irq_base + SUN4I_IRQ_ENABLE_REG(reg)); + val = readl(irq_ic_data->irq_base + SUN4I_IRQ_ENABLE_REG(reg)); writel(val & ~(1 << irq_off), - sun4i_irq_base + SUN4I_IRQ_ENABLE_REG(reg)); + irq_ic_data->irq_base + SUN4I_IRQ_ENABLE_REG(reg)); } static void sun4i_irq_unmask(struct irq_data *irqd) @@ -65,9 +69,9 @@ static void sun4i_irq_unmask(struct irq_data *irqd) int reg = irq / 32; u32 val; - val = readl(sun4i_irq_base + SUN4I_IRQ_ENABLE_REG(reg)); + val = readl(irq_ic_data->irq_base + SUN4I_IRQ_ENABLE_REG(reg)); writel(val | (1 << irq_off), - sun4i_irq_base + SUN4I_IRQ_ENABLE_REG(reg)); + irq_ic_data->irq_base + SUN4I_IRQ_ENABLE_REG(reg)); } static struct irq_chip sun4i_irq_chip = { @@ -95,35 +99,41 @@ static const struct irq_domain_ops sun4i_irq_ops = { static int __init sun4i_of_init(struct device_node *node, struct device_node *parent) { - sun4i_irq_base = of_iomap(node, 0); - if (!sun4i_irq_base) + irq_ic_data = kzalloc(sizeof(struct sun4i_irq_chip_data), GFP_KERNEL); + if (!irq_ic_data) { + pr_err("kzalloc failed!\n"); + return -ENOMEM; + } + + irq_ic_data->irq_base = of_iomap(node, 0); + if (!irq_ic_data->irq_base) panic("%pOF: unable to map IC registers\n", node); /* Disable all interrupts */ - writel(0, sun4i_irq_base + SUN4I_IRQ_ENABLE_REG(0)); - writel(0, sun4i_irq_base + SUN4I_IRQ_ENABLE_REG(1)); - writel(0, sun4i_irq_base + SUN4I_IRQ_ENABLE_REG(2)); + writel(0, irq_ic_data->irq_base + SUN4I_IRQ_ENABLE_REG(0)); + writel(0, irq_ic_data->irq_base + SUN4I_IRQ_ENABLE_REG(1)); + writel(0, irq_ic_data->irq_base + SUN4I_IRQ_ENABLE_REG(2)); /* Unmask all the interrupts, ENABLE_REG(x) is used for masking */ - writel(0, sun4i_irq_base + SUN4I_IRQ_MASK_REG(0)); - writel(0, sun4i_irq_base + SUN4I_IRQ_MASK_REG(1)); - writel(0, sun4i_irq_base + SUN4I_IRQ_MASK_REG(2)); + writel(0, irq_ic_data->irq_base + SUN4I_IRQ_MASK_REG(0)); + writel(0, irq_ic_data->irq_base + SUN4I_IRQ_MASK_REG(1)); + writel(0, irq_ic_data->irq_base + SUN4I_IRQ_MASK_REG(2)); /* Clear all the pending interrupts */ - writel(0xffffffff, sun4i_irq_base + SUN4I_IRQ_PENDING_REG(0)); - writel(0xffffffff, sun4i_irq_base + SUN4I_IRQ_PENDING_REG(1)); - writel(0xffffffff, sun4i_irq_base + SUN4I_IRQ_PENDING_REG(2)); + writel(0xffffffff, irq_ic_data->irq_base + SUN4I_IRQ_PENDING_REG(0)); + writel(0xffffffff, irq_ic_data->irq_base + SUN4I_IRQ_PENDING_REG(1)); + writel(0xffffffff, irq_ic_data->irq_base + SUN4I_IRQ_PENDING_REG(2)); /* Enable protection mode */ - writel(0x01, sun4i_irq_base + SUN4I_IRQ_PROTECTION_REG); + writel(0x01, irq_ic_data->irq_base + SUN4I_IRQ_PROTECTION_REG); /* Configure the external interrupt source type */ - writel(0x00, sun4i_irq_base + SUN4I_IRQ_NMI_CTRL_REG); + writel(0x00, irq_ic_data->irq_base + SUN4I_IRQ_NMI_CTRL_REG); - sun4i_irq_domain = irq_domain_add_linear(node, 3 * 32, + irq_ic_data->irq_domain = irq_domain_add_linear(node, 3 * 32, &sun4i_irq_ops, NULL); - if (!sun4i_irq_domain) + if (!irq_ic_data->irq_domain) panic("%pOF: unable to create IRQ domain\n", node); set_handle_irq(sun4i_handle_irq); @@ -146,13 +156,15 @@ static void __exception_irq_entry sun4i_handle_irq(struct pt_regs *regs) * the extra check in the common case of 1 hapening after having * read the vector-reg once. */ - hwirq = readl(sun4i_irq_base + SUN4I_IRQ_VECTOR_REG) >> 2; + hwirq = readl(irq_ic_data->irq_base + SUN4I_IRQ_VECTOR_REG) >> 2; if (hwirq == 0 && - !(readl(sun4i_irq_base + SUN4I_IRQ_PENDING_REG(0)) & BIT(0))) + !(readl(irq_ic_data->irq_base + SUN4I_IRQ_PENDING_REG(0)) & + BIT(0))) return; do { - handle_domain_irq(sun4i_irq_domain, hwirq, regs); - hwirq = readl(sun4i_irq_base + SUN4I_IRQ_VECTOR_REG) >> 2; + handle_domain_irq(irq_ic_data->irq_domain, hwirq, regs); + hwirq = readl(irq_ic_data->irq_base + + SUN4I_IRQ_VECTOR_REG) >> 2; } while (hwirq != 0); } -- 2.7.4