Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp2247312imu; Thu, 29 Nov 2018 01:46:49 -0800 (PST) X-Google-Smtp-Source: AFSGD/XZnT1IXQvdAzSfKQOs26L2K2mlgnz+X1w8gLYlRDtEp7CzZwdKI3qEQt0XykIbpdAUcGvG X-Received: by 2002:a17:902:7b88:: with SMTP id w8mr758787pll.320.1543484809414; Thu, 29 Nov 2018 01:46:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543484809; cv=none; d=google.com; s=arc-20160816; b=B0prHA0QNM+KQG1W7+AUPnMD2Kpq1Ac5ghRHRDYNK3/B3pdLbr7Wta3MdyRgSklQ6C XlFPD1C7vasoOglrPFSIH2FhEMXOrQq/rdq9j1JjIICYOoG07E64IJSbcWeFZASPepmv syZxOkD8mMs9LxKbYcITIIQoSh1XmYsdzdMNMbNCdmHvHKuiNC9PSMLg7oCp16xuPXXQ B8bgykuM1/EidmObxHYUHHtq10LFHleYcWb1oyoBPq1bDhsYkOTfohNXDr3CPxbaRBkD xga8B072pxd3iEp+RY9nl7O4ifhGZ6we9ps/zp5LVlEEnosE3yammP60FHKJB+vYB7OF pwjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=oovNVnIXpTMAnZJ4NrWD40D+L9iYQnHpPPAXmh7i76I=; b=ux+QBvfwEfSZLqcn1vC1hVgJpt4CkffLHsRigpP/4NQEpuNQq8KhgOtHDJjwsAIGcB MHBOzk0HP7cpnBoTJat0EudIQau0W4sNHT1M+VLtylek+ZBeqm+KLblMaTwsGCJUjl/D Sux9goEUB1UVAUz+P5R08iPnqcuklQPwMRbyQUDcer1Zh+78H8rznJukiCz7JQ0lLK5a w3Hi2bn5TIBftbhnAPqK7YsFzVOGGbrdV7v7uLE5psaoYCQGhO3H5Iu3x53AqRXCTyTx IFAj1ofADR7+9YG/uZslljkDfqsP31vmoUZvGxLvbKgC5ahk3kSK4XmNjiLjwI0igozd U0xA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=I2UMeJF3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a3si1451630pga.297.2018.11.29.01.46.34; Thu, 29 Nov 2018 01:46:49 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=I2UMeJF3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728241AbeK2UuT (ORCPT + 99 others); Thu, 29 Nov 2018 15:50:19 -0500 Received: from mail-lj1-f196.google.com ([209.85.208.196]:45736 "EHLO mail-lj1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727260AbeK2UuS (ORCPT ); Thu, 29 Nov 2018 15:50:18 -0500 Received: by mail-lj1-f196.google.com with SMTP id s5-v6so1117416ljd.12; Thu, 29 Nov 2018 01:45:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=oovNVnIXpTMAnZJ4NrWD40D+L9iYQnHpPPAXmh7i76I=; b=I2UMeJF3ifID78VmMVIKDAuHwfKCKnZvoK0RqMEY/osN3704XENab/+Fl0teDY7Vch /Dbqbva3d1VgUAuw2eL5rSv5ced+2WwFxRDnfzcyJFdO9oOhR4d1CYeaL7jB7yjIn1zk 5YvZECoo/Mahd1kPIbygOPqZLTrIrdoP7MfY71dxXajFhQacJEy3609dZaUlL949+kno vf5mZtH53u5y7AkxbwtOjoZvTMc20G93MOU6Un6ylRRuWsChrx9nYziIdDWnvhB5eUdb 1KevA2LkgnC/mK5GRGfQ8HdTdw2AciWnYFDyC0IB5bgq0zmAVxkN7KsBUQ+9GpItUqJn KTvg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=oovNVnIXpTMAnZJ4NrWD40D+L9iYQnHpPPAXmh7i76I=; b=PhohL6tmCHPf+6un10w0s5P4mxmeHLFjAIUF8ohJ8Y/Oh6rvDihOU0wsKXHMBfoEJV CjvIkAC3AwDPMUWQxKF78K/uFYRdLpviUXNEmy3MiACIGLoemKJFOVWOnGFPfihXU6wO 2oKvIfgiGEsRr/dl60q+hAZdpt4j9tf5wM/UIzH0j5NtfgT7gIyMZwkxbOmBFbgOViTT xwzu2yzWvfPIo0Xzpba0Qbcv6tO66ZzLJwQ9hAdEA6xd4kRve+pNmGesPtiKs+b5Kvas rjygJMKMLCeqYFhau6+sPlwMt4RrhYGzaEERF43Hrg2QIVjkrKMy1CssbEkJFLZUaVvT S8wg== X-Gm-Message-State: AA+aEWaHYG7A4gQyKoah4mtFW+9mrcznkpY/X5NvBEEIQ5D4S8zCoEZB 64kbA2JlJTZHk4OI6UgvSZL0H2d0MT6/SJiO5DE33xKo X-Received: by 2002:a2e:8989:: with SMTP id c9-v6mr611775lji.124.1543484729046; Thu, 29 Nov 2018 01:45:29 -0800 (PST) MIME-Version: 1.0 References: <1542007566-9449-2-git-send-email-zhang.chunyan@linaro.org> <1543471664-22856-1-git-send-email-zhang.chunyan@linaro.org> In-Reply-To: From: Chunyan Zhang Date: Thu, 29 Nov 2018 17:44:52 +0800 Message-ID: Subject: Re: [PATCH V3 1/3] mmc: sdhci: add support for using external DMA devices To: Adrian Hunter Cc: Chunyan Zhang , Ulf Hansson , faiz_abbas@ti.com, linux-mmc@vger.kernel.org, Linux Kernel Mailing List , Arnd Bergmann , Mark Brown , kishon@ti.com, nsekhar@ti.com Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, 29 Nov 2018 at 17:25, Adrian Hunter wrote: > > On 29/11/18 8:07 AM, Chunyan Zhang wrote: > > Some standard SD host controllers can support both external dma > > controllers as well as ADMA/SDMA in which the SD host controller > > acts as DMA master. TI's omap controller is the case as an example. > > > > Currently the generic SDHCI code supports ADMA/SDMA integrated in > > the host controller but does not have any support for external DMA > > controllers implemented using dmaengine, meaning that custom code is > > needed for any systems that use an external DMA controller with SDHCI. > > > > Signed-off-by: Chunyan Zhang > > --- > > drivers/mmc/host/Kconfig | 14 ++++ > > drivers/mmc/host/sdhci.c | 185 ++++++++++++++++++++++++++++++++++++++++++++++- > > drivers/mmc/host/sdhci.h | 8 ++ > > 3 files changed, 206 insertions(+), 1 deletion(-) > > > > diff --git a/drivers/mmc/host/Kconfig b/drivers/mmc/host/Kconfig > > index 1b58739..4183f43 100644 > > --- a/drivers/mmc/host/Kconfig > > +++ b/drivers/mmc/host/Kconfig > > @@ -969,6 +969,7 @@ config MMC_SDHCI_XENON > > config MMC_SDHCI_OMAP > > tristate "TI SDHCI Controller Support" > > depends on MMC_SDHCI_PLTFM && OF > > + select MMC_SDHCI_EXTERNAL_DMA if DMA_ENGINE > > help > > This selects the Secure Digital Host Controller Interface (SDHCI) > > support present in TI's DRA7 SOCs. The controller supports > > @@ -977,3 +978,16 @@ config MMC_SDHCI_OMAP > > If you have a controller with this interface, say Y or M here. > > > > If unsure, say N. > > + > > +config MMC_SDHCI_EXTERNAL_DMA > > + bool "Support external DMA in standard SD host controller" > > + depends on MMC_SDHCI > > + depends on DMA_ENGINE > > + help > > + This is an option for using external DMA device via dmaengine > > + framework. > > + > > + If you have a controller which support using external DMA device > > + for data transfer, can say Y. > > + > > + If unsure, say N. > > So if you are going to select this, then you don't need the prompt or help > anymore i.e. > > config MMC_SDHCI_EXTERNAL_DMA > bool > > > > diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c > > index 99bdae5..ad7cc80 100644 > > --- a/drivers/mmc/host/sdhci.c > > +++ b/drivers/mmc/host/sdhci.c > > @@ -14,6 +14,7 @@ > > */ > > > > #include > > +#include > > #include > > #include > > #include > > @@ -1309,6 +1310,162 @@ static void sdhci_del_timer(struct sdhci_host *host, struct mmc_request *mrq) > > del_timer(&host->timer); > > } > > > > +#if IS_ENABLED(CONFIG_MMC_SDHCI_EXTERNAL_DMA) > > +static int sdhci_external_dma_init(struct sdhci_host *host) > > +{ > > + int ret = 0; > > + struct mmc_host *mmc = host->mmc; > > + > > + host->tx_chan = dma_request_chan(mmc->parent, "tx"); > > + if (IS_ERR(host->tx_chan)) { > > + ret = PTR_ERR(host->tx_chan); > > + if (ret != -EPROBE_DEFER) > > + pr_warn("Failed to request TX DMA channel.\n"); > > + host->tx_chan = NULL; > > + return ret; > > + } > > + > > + host->rx_chan = dma_request_chan(mmc->parent, "rx"); > > + if (IS_ERR(host->rx_chan)) { > > + if (host->tx_chan) { > > + dma_release_channel(host->tx_chan); > > + host->tx_chan = NULL; > > + } > > + > > + ret = PTR_ERR(host->rx_chan); > > + if (ret != -EPROBE_DEFER) > > + pr_warn("Failed to request RX DMA channel.\n"); > > + host->rx_chan = NULL; > > + } > > + > > + return ret; > > +} > > + > > +static inline struct dma_chan * > > +sdhci_external_dma_channel(struct sdhci_host *host, struct mmc_data *data) > > +{ > > + return data->flags & MMC_DATA_WRITE ? host->tx_chan : host->rx_chan; > > +} > > + > > +static int sdhci_external_dma_setup(struct sdhci_host *host, > > + struct mmc_command *cmd) > > +{ > > + int ret, i; > > + struct dma_async_tx_descriptor *desc; > > + struct mmc_data *data = cmd->data; > > + struct dma_chan *chan; > > + struct dma_slave_config cfg; > > + dma_cookie_t cookie; > > + > > + if (!host->mapbase) > > + return -EINVAL; > > + > > + if (!data) > > + return 0; > > It would read better if the above 2 if-statements were the other way around i.e. > > if (!data) > return 0; > > if (!host->mapbase) > return -EINVAL; > Ok. > > + > > + cfg.src_addr = host->mapbase + SDHCI_BUFFER; > > + cfg.dst_addr = host->mapbase + SDHCI_BUFFER; > > + cfg.src_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; > > + cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; > > + cfg.src_maxburst = data->blksz / 4; > > + cfg.dst_maxburst = data->blksz / 4; > > + > > + /* Sanity check: all the SG entries must be aligned by block size. */ > > + for (i = 0; i < data->sg_len; i++) { > > + if ((data->sg + i)->length % data->blksz) > > + return -EINVAL; > > + } > > + > > + chan = sdhci_external_dma_channel(host, data); > > + > > + ret = dmaengine_slave_config(chan, &cfg); > > + if (ret) > > + return ret; > > + > > + desc = dmaengine_prep_slave_sg(chan, data->sg, data->sg_len, > > + mmc_get_dma_dir(data), > > + DMA_PREP_INTERRUPT | DMA_CTRL_ACK); > > + if (!desc) > > + return -EINVAL; > > + > > + desc->callback = NULL; > > + desc->callback_param = NULL; > > + > > + cookie = dmaengine_submit(desc); > > + if (cookie < 0) > > + ret = cookie; > > + > > + return ret; > > +} > > + > > +static void sdhci_external_dma_release(struct sdhci_host *host) > > +{ > > + if (host->tx_chan) { > > + dma_release_channel(host->tx_chan); > > + host->tx_chan = NULL; > > + } > > + > > + if (host->rx_chan) { > > + dma_release_channel(host->rx_chan); > > + host->rx_chan = NULL; > > + } > > + > > + sdhci_switch_external_dma(host, false); > > +} > > + > > +static void sdhci_external_dma_prepare_data(struct sdhci_host *host, > > + struct mmc_command *cmd) > > +{ > > + if (sdhci_external_dma_setup(host, cmd)) { > > + sdhci_external_dma_release(host); > > + pr_err("%s: Failed to setup external DMA, switch to the DMA/PIO which standard SDHCI provides.\n", > > + mmc_hostname(host->mmc)); > > + } else { > > + /* Prepare for using external dma */ > > + host->flags |= SDHCI_REQ_USE_DMA; > > + } > > + > > + sdhci_prepare_data(host, cmd); > > +} > > + > > +static void sdhci_external_dma_pre_transfer(struct sdhci_host *host, > > + struct mmc_command *cmd) > > +{ > > + struct dma_chan *chan; > > + > > + if (cmd->opcode != MMC_SET_BLOCK_COUNT && cmd->data) { > > MMC_SET_BLOCK_COUNT doesn't have data so that part is not needed Didn't get you here. This is for other packets except MMC_SET_BLOCK_COUNT. > > > + sdhci_set_timeout(host, cmd); > > + chan = sdhci_external_dma_channel(host, cmd->data); > > + dma_async_issue_pending(chan); > > + } > > +} > > +#else > > +static int sdhci_external_dma_init(struct sdhci_host *host) > > +{ > > + return -EOPNOTSUPP; > > +} > > + > > +static void sdhci_external_dma_release(struct sdhci_host *host) > > +{} > > + > > +static void sdhci_external_dma_prepare_data(struct sdhci_host *host, > > + struct mmc_command *cmd) > > +{ > > + /* If MMC_SDHCI_EXTERNAL_DMA not supported, PIO will be used */ > > + sdhci_prepare_data(host, cmd); > > +} > > + > > +static void sdhci_external_dma_pre_transfer(struct sdhci_host *host, > > + struct mmc_command *cmd) > > +{} > > +#endif > > + > > +void sdhci_switch_external_dma(struct sdhci_host *host, bool en) > > +{ > > + host->use_external_dma = en; > > +} > > +EXPORT_SYMBOL_GPL(sdhci_switch_external_dma); > > + > > void sdhci_send_command(struct sdhci_host *host, struct mmc_command *cmd) > > { > > int flags; > > @@ -1355,7 +1512,10 @@ void sdhci_send_command(struct sdhci_host *host, struct mmc_command *cmd) > > host->data_cmd = cmd; > > } > > > > - sdhci_prepare_data(host, cmd); > > + if (host->use_external_dma) > > + sdhci_external_dma_prepare_data(host, cmd); > > + else > > + sdhci_prepare_data(host, cmd); > > > > sdhci_writel(host, cmd->arg, SDHCI_ARGUMENT); > > > > @@ -1397,6 +1557,9 @@ void sdhci_send_command(struct sdhci_host *host, struct mmc_command *cmd) > > timeout += 10 * HZ; > > sdhci_mod_timer(host, cmd->mrq, timeout); > > > > + if (host->use_external_dma) > > + sdhci_external_dma_pre_transfer(host, cmd); > > + > > sdhci_writew(host, SDHCI_MAKE_CMD(cmd->opcode, flags), SDHCI_COMMAND); > > } > > EXPORT_SYMBOL_GPL(sdhci_send_command); > > @@ -4133,6 +4296,19 @@ int sdhci_setup_host(struct sdhci_host *host) > > return ret; > > } > > > > + if (host->use_external_dma) { > > + ret = sdhci_external_dma_init(host); > > + if (ret == -EPROBE_DEFER) > > + goto unreg; > > + > > + /* > > + * Fall back to use the DMA/PIO integrated in standard SDHCI > > + * instead of external DMA devices. > > + */ > > + if (ret) > > + sdhci_switch_external_dma(host, false); > > + } > > + > > return 0; > > > > unreg: > > @@ -4161,6 +4337,10 @@ void sdhci_cleanup_host(struct sdhci_host *host) > > dma_free_coherent(mmc_dev(mmc), host->align_buffer_sz + > > host->adma_table_sz, host->align_buffer, > > host->align_addr); > > + > > + if (host->use_external_dma) > > + sdhci_external_dma_release(host); > > + > > host->adma_table = NULL; > > host->align_buffer = NULL; > > } > > @@ -4295,6 +4475,9 @@ void sdhci_remove_host(struct sdhci_host *host, int dead) > > host->adma_table_sz, host->align_buffer, > > host->align_addr); > > > > + if (host->use_external_dma) > > + sdhci_external_dma_release(host); > > + > > host->adma_table = NULL; > > host->align_buffer = NULL; > > } > > diff --git a/drivers/mmc/host/sdhci.h b/drivers/mmc/host/sdhci.h > > index b001cf4..8e50a97 100644 > > --- a/drivers/mmc/host/sdhci.h > > +++ b/drivers/mmc/host/sdhci.h > > @@ -475,6 +475,7 @@ struct sdhci_host { > > > > int irq; /* Device IRQ */ > > void __iomem *ioaddr; /* Mapped address */ > > + phys_addr_t mapbase; /* physical address base */ > > char *bounce_buffer; /* For packing SDMA reads/writes */ > > dma_addr_t bounce_addr; > > unsigned int bounce_buffer_size; > > @@ -524,6 +525,7 @@ struct sdhci_host { > > bool pending_reset; /* Cmd/data reset is pending */ > > bool irq_wake_enabled; /* IRQ wakeup is enabled */ > > bool v4_mode; /* Host Version 4 Enable */ > > + bool use_external_dma; > > > > struct mmc_request *mrqs_done[SDHCI_MAX_MRQS]; /* Requests done */ > > struct mmc_command *cmd; /* Current command */ > > @@ -552,6 +554,11 @@ struct sdhci_host { > > struct timer_list timer; /* Timer for timeouts */ > > struct timer_list data_timer; /* Timer for data timeouts */ > > > > +#if IS_ENABLED(CONFIG_MMC_SDHCI_EXTERNAL_DMA) > > + struct dma_chan *rx_chan; > > + struct dma_chan *tx_chan; > > +#endif > > + > > u32 caps; /* CAPABILITY_0 */ > > u32 caps1; /* CAPABILITY_1 */ > > bool read_caps; /* Capability flags have been read */ > > @@ -785,5 +792,6 @@ void sdhci_start_tuning(struct sdhci_host *host); > > void sdhci_end_tuning(struct sdhci_host *host); > > void sdhci_reset_tuning(struct sdhci_host *host); > > void sdhci_send_tuning(struct sdhci_host *host, u32 opcode); > > +void sdhci_switch_external_dma(struct sdhci_host *host, bool en); > > > > #endif /* __SDHCI_HW_H */ > > >