Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp2775916imu; Thu, 29 Nov 2018 10:02:18 -0800 (PST) X-Google-Smtp-Source: AFSGD/VBGYbidri9i3rvyHNQ/yx6VlHN7jALZc7cTz55b0qiNSKejojfXK//xY+4yyG+pikU25kH X-Received: by 2002:a17:902:34a:: with SMTP id 68mr2502752pld.268.1543514538566; Thu, 29 Nov 2018 10:02:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543514538; cv=none; d=google.com; s=arc-20160816; b=W345rv8o4Fs28/+/5arXiJ1a5PK8rsvWTPvDq3SSRF6AfBr7Y8FEalyLXCpL3Ghx6I r0O/g8wLKjOOq9A8QBJEq3cBU7Su0H4ACZXsOdlC4tTu6N7q9hNVETV2QiZiDiJTtn5D vpzOF2FiIKLhUtyUvvTr0clz4k/BT0GY5X0ZFGsSf1ZO6MafLslEcfQ9+KuiKpQeRYIm SST+8YeUuGt8ZDYfqiJwnhMp3AbcpLkUDqzHCBzAxWfH9893lmnqzl0+d/3nl6l+zmnG OpXy/XKxRk56EyGdrDmqnWhFraxjsi5xpPCUC+A2Vthq8SPoshtncZ3olSfnxkngDfEV Poag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=CLJnb2tO+sOkXM2Ud0b6HGpoFk24pF/CyaDVhAYnp3M=; b=g2cHoSoik9lqpcPr2lkv1nNoeo38v+jjL12bUtoDA1d2PyV2JstQXvhOA/yEc/33ic xtUMzFfY3vybUVpkQdSaBT5jPu286yyoteAmj5gBbhTHgrpIymWdumIMD0kPXNmB5T/X xd+3OGUzbavpi2BC/0ZpMQVYwC9Q8FgXFE8aGuLeG2kbGl0/6dy6kuyO9F6UFZgLX6DV tltABNojV1XEASKgzX4jzoWU/30zeOJuT8ANORiIUZi4LG3R38rKLWKVbTy0uHEtK9Fm 9B2/a1QMVcOmLo7O7dTvWmItAwICS146FPfne5W/gLMPQHh92X0/SrU5lb9xsPNFM2ic t4Rg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=y+XkvLW4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d90si2975886pld.148.2018.11.29.10.01.58; Thu, 29 Nov 2018 10:02:18 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=y+XkvLW4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726757AbeK3FHX (ORCPT + 99 others); Fri, 30 Nov 2018 00:07:23 -0500 Received: from mail.kernel.org ([198.145.29.99]:59632 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726019AbeK3FHW (ORCPT ); Fri, 30 Nov 2018 00:07:22 -0500 Received: from mail-qt1-f172.google.com (mail-qt1-f172.google.com [209.85.160.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 4DAE521019; Thu, 29 Nov 2018 18:01:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1543514469; bh=KyIaL8mW5D/6Rw1qfK9UxGJD2zMIpeW5B+w6eBjrtS0=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=y+XkvLW4XSmJz5OxM6c+tVdO+8JHrhZ8CK5VA5mrRXTqcSB0Y19GOFRkUU06TKjmt /uRJp3d2UYT2FYrFMBRfLVnOrwkftf17jWwT8C8v6+Onqop02cr2d35rQJUf6/L0Q/ qHq6JqKQjYEM1rk7krcrsrGDVeQ6IC5Llpmr32I0= Received: by mail-qt1-f172.google.com with SMTP id l11so3014674qtp.0; Thu, 29 Nov 2018 10:01:09 -0800 (PST) X-Gm-Message-State: AA+aEWY8PixlnXWsr0VumiUOE1v/u3+ZwSG5w+LVUDCtkHwxmCxXJEKo 2p0BnL+kq4W+XboKG9609IzYZf9ktKqlbjdaMg== X-Received: by 2002:aed:29a6:: with SMTP id o35mr2338555qtd.257.1543514468528; Thu, 29 Nov 2018 10:01:08 -0800 (PST) MIME-Version: 1.0 References: <20181114125432.16044-1-tom@aussec.com> <20181114125432.16044-2-tom@aussec.com> <20181116224919.GA18008@bogus> <20181117213522.12672utznrvpbn56@www.aussec.com> <20181118113502.55634v85ybgkt586@www.aussec.com> <20181127145729.128452ujmj4uhb55@aussec.com> <20181129130520.198263bp7uxu51ls@aussec.com> In-Reply-To: <20181129130520.198263bp7uxu51ls@aussec.com> From: Rob Herring Date: Thu, 29 Nov 2018 12:00:56 -0600 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v7 1/4] dt-bindings: pps: descriptor-based gpio, capture-clear addition To: Tom Burkart Cc: "linux-kernel@vger.kernel.org" , devicetree@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Nov 28, 2018 at 8:05 PM tom burkart wrote: > > Quoting Rob Herring : > > > On Mon, Nov 26, 2018 at 9:57 PM tom burkart wrote: > >> > >> Quoting Rob Herring : > >> > >> > On Sat, Nov 17, 2018 at 6:35 PM tom burkart wrote: > >> >> > >> >> Quoting Rob Herring : > >> >> > >> >> > On Sat, Nov 17, 2018 at 4:35 AM tom burkart wrote: > >> >> >> > >> >> >> Quoting Rob Herring : > >> >> >> > >> >> >> > On Wed, Nov 14, 2018 at 11:54:29PM +1100, Tom Burkart wrote: > >> >> >> >> This patch changes the devicetree bindings for the pps-gpio driver > >> >> >> >> from the integer based ABI to the descriptor based ABI. > >> >> >> > ? That has nothing to do with DT. > >> >> >> > >> >> >> I believe it does, as the change in ABI forces a rename in the DT > >> >> >> naming convention. > >> >> >> This is due to the descriptor based ABI appending "-gpio" or > >> >> "-gpios" (see > >> >> >> Documentation/gpio/base.txt.) > >> >> >> Admittedly, I may have called it by the wrong name due to ignorance, > >> >> >> my apologies. > >> >> > > >> >> > If what you say is correct, then you can't change this driver. You'll > >> >> > break compatibility with any existing DT. > >> >> > > >> >> > Changing the binding reasoning should purely be that this is the > >> >> > preferred form. Bindings must be independent from changing kernel > >> >> > APIs. > >> >> > >> >> See comments from Philip Zabel. I misread the documentation and this > >> >> has now been corrected in v8 of the patch. I hope that eliminates all > >> >> comments made above. > >> >> > >> >> >> >> It also adds > >> >> >> >> documentation for the device tree capture-clear option. The legacy > >> >> >> >> device tree entry for the GPIO pin is supported. > >> >> >> >> > >> >> >> >> Signed-off-by: Tom Burkart > >> >> >> >> --- > >> >> >> >> Documentation/devicetree/bindings/pps/pps-gpio.txt | 8 ++++++-- > >> >> >> >> 1 file changed, 6 insertions(+), 2 deletions(-) > >> >> >> >> > >> >> >> >> diff --git a/Documentation/devicetree/bindings/pps/pps-gpio.txt > >> >> >> >> b/Documentation/devicetree/bindings/pps/pps-gpio.txt > >> >> >> >> index 3683874832ae..6c9fc0998d94 100644 > >> >> >> >> --- a/Documentation/devicetree/bindings/pps/pps-gpio.txt > >> >> >> >> +++ b/Documentation/devicetree/bindings/pps/pps-gpio.txt > >> >> >> >> @@ -5,19 +5,23 @@ a GPIO pin. > >> >> >> >> > >> >> >> >> Required properties: > >> >> >> >> - compatible: should be "pps-gpio" > >> >> >> >> -- gpios: one PPS GPIO in the format described by ../gpio/gpio.txt > >> >> >> >> +- pps-gpios: one PPS GPIO in the format described by > >> ../gpio/gpio.txt > >> >> >> >> +Alternatively (DEPRECATED), instead of pps-gpios above, > >> it may have: > >> >> >> >> +- gpios: one PPS GPIO as above > >> >> >> >> > >> >> >> >> Optional properties: > >> >> >> >> - assert-falling-edge: when present, assert is indicated by a > >> >> >> falling edge > >> >> >> >> (instead of by a rising edge) > >> >> >> >> +- capture-clear: when present, also capture the PPS clear event > >> >> >> > > >> >> >> > Is this a h/w thing? or driver configuration? > >> >> >> > >> >> >> Driver configuration. Most of the code was present in the driver, yet > >> >> >> it was not documented, or usable due to a two line (code) omission > >> >> >> (the value was not being fetched from DT). > >> >> > > >> >> > So what determines how you want to configure this? If the user will > >> >> > want to change it, then it should be a sysfs attr and exposed to > >> >> > userspace. If it depends on h/w config for a board then it can be in > >> >> > DT. > >> >> > >> >> Sorry, I misled you somewhat. If the PPS pulse active transition from > >> >> the hardware is on the falling edge, this flag is required to get the > >> >> OS to use that as the active transition. This would not change at the > >> >> user's whim but rather it is dependent on connected hardware. > >> > > >> > This description sounds more like 'assert-falling-edge' than > >> 'capture-clear'. > >> > > >> > I'm still not clear on what 'capture-clear' is. > >> > >> Ignoring my patch for a minute, the pps_gpio_irq_handler will only > >> report a pps PPS_CAPTURECLEAR event if 'capture-clear' is set. As the > >> current pps-gpio driver is not able to set this flag, it cannot ever > >> report a PPS_CAPTURECLEAR event. > >> > >> My patch adds the ability to set this flag and adds the documentation > >> to go with it. > >> Admittedly, I do not require this functionality for what I want, but > >> working with the code, I noticed the omission and decided to add it > >> for someone else to use it, if they need it. > >> > >> I am happy to remove this out of my patch, if you feel this to be the > >> best way forward. > > > > I found this prior discussion on adding this[1]. Seems to me this > > should be userspace configurable if the GPIO line can interrupt on > > both edges. We shouldn't need a DT property to determine that. > > > > Rob > > > > [1] https://lore.kernel.org/patchwork/patch/557781/ > > Hi Rob, > the fact that prior knowledge of board/CPU/SOC specifics is required > is the most compelling argument for this to be in the DT. This is not > something a user should need to know or remember. > > Userspace is already asking for what they need via the > time_pps_setparams call, but to do that they have to first call > time_pps_getparams. Time_pps_getparams will not return > PPS_CAPTURECLEAR as it is never set in the driver due to it being > hardware specific/unable to be set. My understanding is it is a 2 step process. The capability is exposed to the user if the hardware supports it, but it is still a user decision whether or not to enable it. So as far as DT bindings are concerned, we're only concerned with the first part. Whether the hardware supports capture clear in the GPIO PPS case just depends on whether the GPIO controller can support both edge interrupts (or emulate that by switching between rising/falling edge interrupts). Do we agree on that part? Needing to know GPIO interrupt capabilities is hardly specific to PPS. There is not any explicit property in DT for this capability because it is implicit based on the GPIO controller's compatible string (or driver capabilities if emulated). Therefore, it is up to the GPIO driver and API to expose this information to client drivers like PPS. Rob