Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp7489081imu; Mon, 3 Dec 2018 13:51:00 -0800 (PST) X-Google-Smtp-Source: AFSGD/X+wNeSu/N9DSjDyNOJECQflRMOJzlv2Kar3ziD7X/NV+cMvT3mDwhcMSNgDX86d92+GXeW X-Received: by 2002:a63:111c:: with SMTP id g28mr14590955pgl.85.1543873860820; Mon, 03 Dec 2018 13:51:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543873860; cv=none; d=google.com; s=arc-20160816; b=esmJoJrYS3rYOYKYgAFBCnOPoY47oHnCBQrd8PjYNqwXlJ5uT8bmxlVwiCDw4DiqFH vb7Gctv3sRSlvowvXdUX0CMKIJOVnFUBmsMij2JzfjzRPSH3qSY80UIC+zQL/pRHcbGk F7DOhGi2V91/og8ZEfaROtzSUVYp2ntFV6dXn8qe8gvM9xqXIT79y6uSHoH/MKDRZ1uD kRs3+v7dWogSOacI1Dz7/SNWEqk8mrsZ9ucZD+iWZA4SwUKw1uog52KEjSN7/W2isphj B0kIQIdYk3nePZQp0EqSIZA8pEP2xPpDSS7tlDS7FsqE9crATBNPKMINHtPiWGxvZeyC FRRQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id; bh=aEu+yewxhHpNeGYiYlCC/M+v5rBrMT+6Ir12KEMt8Ug=; b=YLG8XrqeDGJUlBTe2bAGvATH2r9RTTVw85obQiOU5m4DOQvex4kxhXREQhV36nMVRg m2lBFvXQEzK+82fRbYu09qYWfOOSid2IlvSS/GlwzMli/MJG3fbbMkTOu3355QwtQfIu nVDlKRjVa73yq1IwvDnW67QAJFrt1bpXQR9dmbBiqsOT+YvFCoysCGn2XNnrbaBHRg4E U/QGrOvGkuzbRMuv/KvRa+wPHY544D9whHUKulgoJfCSkCCc/m+2pSXz35NHhmPiK/sv WjL92ccshxveQmtsR4wKNN/Ymb5noDHkCJ1A1xBozRiPnBMmFBcgTyo2BDbiqgBil4dL Jm9g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y3si15944402pfb.152.2018.12.03.13.50.45; Mon, 03 Dec 2018 13:51:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726020AbeLCVuM (ORCPT + 99 others); Mon, 3 Dec 2018 16:50:12 -0500 Received: from mga05.intel.com ([192.55.52.43]:29098 "EHLO mga05.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725908AbeLCVuM (ORCPT ); Mon, 3 Dec 2018 16:50:12 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga003.jf.intel.com ([10.7.209.27]) by fmsmga105.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 03 Dec 2018 13:50:11 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.56,311,1539673200"; d="scan'208";a="106989062" Received: from ahduyck-desk1.jf.intel.com ([10.7.198.76]) by orsmga003.jf.intel.com with ESMTP; 03 Dec 2018 13:50:11 -0800 Message-ID: <30ab5fa569a6ede936d48c18e666bc6f718d50db.camel@linux.intel.com> Subject: Re: [PATCH RFC 2/3] mm: Add support for exposing if dev_pagemap supports refcount pinning From: Alexander Duyck To: Dan Williams Cc: Paolo Bonzini , Zhang Yi , Barret Rhoden , KVM list , linux-nvdimm , Linux Kernel Mailing List , Linux MM , Dave Jiang , "Zhang, Yu C" , Pankaj Gupta , David Hildenbrand , Jan Kara , Christoph Hellwig , rkrcmar@redhat.com, =?ISO-8859-1?Q?J=E9r=F4me?= Glisse Date: Mon, 03 Dec 2018 13:50:11 -0800 In-Reply-To: References: <154386493754.27193.1300965403157243427.stgit@ahduyck-desk1.amr.corp.intel.com> <154386513120.27193.7977541941078967487.stgit@ahduyck-desk1.amr.corp.intel.com> <97943d2ed62e6887f4ba51b985ef4fb5478bc586.camel@linux.intel.com> <2a3f70b011b56de2289e2f304b3d2d617c5658fb.camel@linux.intel.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.28.5 (3.28.5-2.fc28) Mime-Version: 1.0 Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 2018-12-03 at 13:05 -0800, Dan Williams wrote: > On Mon, Dec 3, 2018 at 12:53 PM Alexander Duyck > wrote: > > > > On Mon, 2018-12-03 at 12:31 -0800, Dan Williams wrote: > > > On Mon, Dec 3, 2018 at 12:21 PM Alexander Duyck > > > wrote: > > > > > > > > On Mon, 2018-12-03 at 11:47 -0800, Dan Williams wrote: > > > > > On Mon, Dec 3, 2018 at 11:25 AM Alexander Duyck > > > > > wrote: > > > > > > > > > > > > Add a means of exposing if a pagemap supports refcount pinning. I am doing > > > > > > this to expose if a given pagemap has backing struct pages that will allow > > > > > > for the reference count of the page to be incremented to lock the page > > > > > > into place. > > > > > > > > > > > > The KVM code already has several spots where it was trying to use a > > > > > > pfn_valid check combined with a PageReserved check to determien if it could > > > > > > take a reference on the page. I am adding this check so in the case of the > > > > > > page having the reserved flag checked we can check the pagemap for the page > > > > > > to determine if we might fall into the special DAX case. > > > > > > > > > > > > Signed-off-by: Alexander Duyck > > > > > > --- > > > > > > drivers/nvdimm/pfn_devs.c | 2 ++ > > > > > > include/linux/memremap.h | 5 ++++- > > > > > > include/linux/mm.h | 11 +++++++++++ > > > > > > 3 files changed, 17 insertions(+), 1 deletion(-) > > > > > > > > > > > > diff --git a/drivers/nvdimm/pfn_devs.c b/drivers/nvdimm/pfn_devs.c > > > > > > index 6f22272e8d80..7a4a85bcf7f4 100644 > > > > > > --- a/drivers/nvdimm/pfn_devs.c > > > > > > +++ b/drivers/nvdimm/pfn_devs.c > > > > > > @@ -640,6 +640,8 @@ static int __nvdimm_setup_pfn(struct nd_pfn *nd_pfn, struct dev_pagemap *pgmap) > > > > > > } else > > > > > > return -ENXIO; > > > > > > > > > > > > + pgmap->support_refcount_pinning = true; > > > > > > + > > > > > > > > > > There should be no dev_pagemap instance instance where this isn't > > > > > true, so I'm missing why this is needed? > > > > > > > > I thought in the case of HMM there were instances where you couldn't > > > > pin the page, isn't there? Specifically I am thinking of the definition > > > > of MEMORY_DEVICE_PUBLIC: > > > > Device memory that is cache coherent from device and CPU point of > > > > view. This is use on platform that have an advance system bus (like > > > > CAPI or CCIX). A driver can hotplug the device memory using > > > > ZONE_DEVICE and with that memory type. Any page of a process can be > > > > migrated to such memory. However no one should be allow to pin such > > > > memory so that it can always be evicted. > > > > > > > > It sounds like MEMORY_DEVICE_PUBLIC and MMIO would want to fall into > > > > the same category here in order to allow a hot-plug event to remove the > > > > device and take the memory with it, or is my understanding on this not > > > > correct? > > > > > > I don't understand how HMM expects to enforce no pinning, but in any > > > event it should always be the expectation an elevated reference count > > > on a page prevents that page from disappearing. Anything else is > > > broken. > > > > I don't think that is true for device MMIO though. > > > > In the case of MMIO you have the memory region backed by a device, if > > that device is hot-plugged or fails in some way then that backing would > > go away and the reads would return and all 1's response. > > Until p2pdma there are no struct pages for device memory, is that what > you're referring? Honestly I am not sure. It is possible I am getting beyond my depth. My understanding is that we have a 'struct page' for any of these pages that we are currently using. It is just a matter of if we want to pass the struct page around or not. So for example in the case of an MMIO page we still have a 'struct page', however the PG_reserved flag is set on such a page, so KVM is opting to not touch the reference count, modify the dirty/accessed bits, and is generally reducing performance as a result. > Otherwise any device driver that leaks "struct pages" into random code > paths in the kernel had better not expect to be able to > surprise-remove those pages from the system. Any dev_pagemap user > should expect to do a coordinated removal with the driver that waits > for page references to drop before the device can be physically > removed. Right. This part I get. However I would imagine there still has to be some exception handling in the case of a PCIe backed region of memory so that if the device falls of the bus we clean up the dev_pagemap memory. > > Holding a reference to the page doesn't guarantee that the backing > > device cannot go away. > > Correct there is no physical guarantee, but that's not the point. It > needs to be coordinated, otherwise all bets are off with respect to > system stability. Right. > > I believe that is the origin of the original use > > of the PageReserved check in KVM in terms of if it will try to use the > > get_page/put_page functions. > > Is it? MMIO does not typically have a corresponding 'struct page'. I think we might be talking about different things when we say 'struct page'. I'm pretty sure there has to be a 'struct page' for the MMIO region as otherwise we wouldn't be able to check for the PG_reserved bit in the 'struct page'. Do you maybe mean that MMIO doesn't have a corresponding virtual address or TLB entry? I know that is what we are normally generating via the ioremap family of calls in device drivers in order to access such memory if I am not mistaken. > > I believe this is also why > > MEMORY_DEVICE_PUBLIC specifically calls out that you should not allow > > pinning such memory. > > I don't think that call out was referencing device hotplug, I believe > it was the HMM expectation that it should be able to move an HMM page > from device to System-RAM at will. I could be wrong. If so that would make this patch set easier since essentially it would just mean that any PageReserved page that matches is_zone_device_page would fall into this category then and I could just drop patch 2, and probably combine the entire fix for all of this into one patch as it would only really be a few additional lines.