Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp7707223imu; Mon, 3 Dec 2018 18:05:32 -0800 (PST) X-Google-Smtp-Source: AFSGD/W9EgUhvYQ0Q66u9fNrOX+Xf+MUz3b7oZB4ocZY1EuBAjO+3xlkf4i51fQ6stxdbq/AIikl X-Received: by 2002:a63:a16:: with SMTP id 22mr15320438pgk.318.1543889132741; Mon, 03 Dec 2018 18:05:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543889132; cv=none; d=google.com; s=arc-20160816; b=BKnZPOppWax4lrQVHm9/XhacJh1OueQUm1DW+6BXGsaVl0sbxI661JS7fzH/qV4yia J8lfMoookik2dEKoqq3EgzBNZtFRcuPLHzagVVH7KcvzVrGRWPpjJZRXII+CAqXM3hga ijG6ok3JnLydhpVQmst17dx1XGbn5sbDb25B1j6p9iThRnmV8a/YjbIpisDvLXYqp3B/ aqka/MrErz1BFZIVGQyrRyeW3+QPE1xmzISXw8Wd1NKVbl2Nbu30GcCLwMvczoWxsYzi f/sWWCrpigMHKlSV1D2QH5AZ5aEDZpyUzlGDTV0afOzHZR3MQqLvW7jMYbZFruggFRtr ttaw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=XjCPfeItFsrzijYZPP53+/vH+fUQI7X9blh5fJgNzdk=; b=Ma+zoEtEQPSdDk7hvb2UsTIar5D3L5zY5WXO/P7V04O7XYDB/iZ+3k/gEE9wUK1DZa XpXMEfn0dQCJM3uckg2dOGc1daYEnwq9E3FzGKE2j4FcikTvwVCofC1W2D+qrVMXPyY5 7PbuPDhGl4N0xAI6H6p1jioim1R/v1rXwo0X2HgQn1klLCS9FQ9w28V3YG6yCdfUtesC GM29j169hOF6zLfP3u8TAnMdpxMuFjFjgzw4SeuyOJ4LzPcKNhTs1faumGv0HP5LctI2 i+5m4XBDTXLBYPou4ztoZOm3kM5LQCFSrHlaxWaTga9MBl5jYZBnsB/EH131JUn5Pf2u W0tA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m76si15447720pfj.48.2018.12.03.18.05.17; Mon, 03 Dec 2018 18:05:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725994AbeLDCEl (ORCPT + 99 others); Mon, 3 Dec 2018 21:04:41 -0500 Received: from mail-sz2.amlogic.com ([211.162.65.114]:57151 "EHLO mail-sz2.amlogic.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725915AbeLDCEl (ORCPT ); Mon, 3 Dec 2018 21:04:41 -0500 Received: from [10.28.18.81] (10.28.18.81) by mail-sz2.amlogic.com (10.28.11.6) with Microsoft SMTP Server (TLS) id 15.0.1320.4; Tue, 4 Dec 2018 10:05:00 +0800 Subject: Re: [PATCH] pinctrl: meson: fix G12A ao pull registers base address To: Neil Armstrong , , CC: , , , , , , , , References: <20181203030533.10989-1-xingyu.chen@amlogic.com> From: Xingyu Chen Message-ID: Date: Tue, 4 Dec 2018 10:05:00 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:60.0) Gecko/20100101 Thunderbird/60.3.2 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit X-Originating-IP: [10.28.18.81] X-ClientProxiedBy: mail-sz2.amlogic.com (10.28.11.6) To mail-sz2.amlogic.com (10.28.11.6) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2018/12/3 18:27, Neil Armstrong wrote: > Hi Xingyu, > > > On 03/12/2018 04:05, Xingyu Chen wrote: >> Since Meson G12A SoC, Introduce new ao registers AO_RTI_PULL_UP_EN_REG >> and AO_GPIO_O. >> >> These bits of controlling output level are remapped to the new register >> AO_GPIO_O, and the AO_GPIO_O_EN_N support only controlling output enable. >> >> These bits of controlling pull enable are remapped to the new register >> AO_RTI_PULL_UP_EN_REG, and the AO_RTI_PULL_UP_REG support only controlling >> pull type(up/down). >> >> The new layout of ao gpio/pull registers is as follows: >> - AO_GPIO_O_EN_N [offset: 0x9 << 2] >> - AO_GPIO_I [offset: 0xa << 2] >> - AO_RTI_PULL_UP_REG [offset: 0xb << 2] >> - AO_RTI_PULL_UP_EN_REG [offset: 0xc << 2] >> - AO_GPIO_O [offset: 0xd << 2] >> >> From above, we can see ao GPIO registers region has been separated by the >> ao pull registers. In order to ensure the continuity of the region on >> software, the ao GPIO and ao pull registers use the same base address, but >> can be identified by the offset. >> >> Fixes: 29ae0952e85f ("pinctrl: meson-g12a: add pinctrl driver support") >> Signed-off-by: Xingyu Chen >> Signed-off-by: Jianxin Pan >> --- >> drivers/pinctrl/meson/pinctrl-meson.c | 22 ++++++++++++---------- >> 1 file changed, 12 insertions(+), 10 deletions(-) >> >> diff --git a/drivers/pinctrl/meson/pinctrl-meson.c b/drivers/pinctrl/meson/pinctrl-meson.c >> index 53d449076dee..7ff40cd7a0cb 100644 >> --- a/drivers/pinctrl/meson/pinctrl-meson.c >> +++ b/drivers/pinctrl/meson/pinctrl-meson.c >> @@ -31,6 +31,9 @@ >> * In some cases the register ranges for pull enable and pull >> * direction are the same and thus there are only 3 register ranges. >> * >> + * Since Meson G12A SoC, the ao register ranges for gpio, pull enable >> + * and pull direction are the same, so there are only 2 register ranges. >> + * >> * For the pull and GPIO configuration every bank uses a contiguous >> * set of bits in the register sets described above; the same register >> * can be shared by more banks with different offsets. >> @@ -487,23 +490,22 @@ static int meson_pinctrl_parse_dt(struct meson_pinctrl *pc, >> return PTR_ERR(pc->reg_mux); >> } >> >> - pc->reg_pull = meson_map_resource(pc, gpio_np, "pull"); >> - if (IS_ERR(pc->reg_pull)) { >> - dev_err(pc->dev, "pull registers not found\n"); >> - return PTR_ERR(pc->reg_pull); >> + pc->reg_gpio = meson_map_resource(pc, gpio_np, "gpio"); >> + if (IS_ERR(pc->reg_gpio)) { >> + dev_err(pc->dev, "gpio registers not found\n"); >> + return PTR_ERR(pc->reg_gpio); >> } >> >> + pc->reg_pull = meson_map_resource(pc, gpio_np, "pull"); >> + /* Use gpio region if pull one is not present */ >> + if (IS_ERR(pc->reg_pull)) >> + pc->reg_pull = pc->reg_gpio; >> + >> pc->reg_pullen = meson_map_resource(pc, gpio_np, "pull-enable"); >> /* Use pull region if pull-enable one is not present */ >> if (IS_ERR(pc->reg_pullen)) >> pc->reg_pullen = pc->reg_pull; >> >> - pc->reg_gpio = meson_map_resource(pc, gpio_np, "gpio"); >> - if (IS_ERR(pc->reg_gpio)) { >> - dev_err(pc->dev, "gpio registers not found\n"); >> - return PTR_ERR(pc->reg_gpio); >> - } >> - >> return 0; >> } >> >> > Doesn't it need an update of the bindings ? > > Neil > Thanks, I will update it in next patch > . >