Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp8842689imu; Tue, 4 Dec 2018 15:23:39 -0800 (PST) X-Google-Smtp-Source: AFSGD/Utmk8nETTooPHaBYwxzUjhCD/2VwjmPqU/AsvmMFOtm+SqyCUlz42rvZKRYg5ZsaR7qC3i X-Received: by 2002:a63:91c1:: with SMTP id l184mr18556015pge.29.1543965819098; Tue, 04 Dec 2018 15:23:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543965819; cv=none; d=google.com; s=arc-20160816; b=yO2ifsiYmrr8ohwxqO0OWrjKA0MOfPwaMiaBnfQzM+gh+tlV5CIFLhbowT9HnSkRQl VxX92StndWw5V6dPWj5nQXsVrc3/q8hApsHebqtcpTpNCOzgVP2QGCDq4zmbfbHM+WW7 Oe1uQKJpwZPDHogThW7hALbHeACMkXBxTFs8i9CP4vFFn0Y8C/1HhICNC6xsFhL0iujU A88c+Ql/VMoSUAFcoLur11vWOFg8REivY/xqS0vHaMPxxKomHrUvRonKsPpGnAdgXa/b +Z9v9jcUOVTkec6gVKD9OOrHBNfk+9876zQE/Xy8sX0lsW+970ExPP1YFenlBx3QfelI ulnw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=FAbEasdJLd9uvlN46AwjM1ksyg5eRKVQUx73eR+hOAE=; b=WQ++paPpzH8QLd/ZiRwxRF6UNqzDIm7raH122nH1Q5+3nDbJW6Q9CDNS4SNidteUt5 4QVSnIQU2ssEcExIMuxf1mzR127K1ag1RtTboQYLjuzvXcz7Gn9wV7eV0Cb+7EXvmQ9T skE7XqpZWkXM/EKSTrDQ2oCIcv1xwRakNhJcO4++yCq3ojqCm84DPFCqZp8tZ5mxboWR RgWResJcegoiIjJ71v9ZxrLsRSi9DB1yBuEyM/uALYiDlANIbcsLpI49K8ZrHoFHiOgM epC7lzk5bSMyA3Pt3tkEaliFYfPGG0Wt6upan/He6kWmc9r+ZP40wtuAeP3qvlfHyQGj 8eew== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a32si19609391pla.168.2018.12.04.15.23.23; Tue, 04 Dec 2018 15:23:39 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726538AbeLDXWk (ORCPT + 99 others); Tue, 4 Dec 2018 18:22:40 -0500 Received: from mail-ot1-f68.google.com ([209.85.210.68]:37328 "EHLO mail-ot1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725886AbeLDXWj (ORCPT ); Tue, 4 Dec 2018 18:22:39 -0500 Received: by mail-ot1-f68.google.com with SMTP id 40so16910178oth.4; Tue, 04 Dec 2018 15:22:39 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=FAbEasdJLd9uvlN46AwjM1ksyg5eRKVQUx73eR+hOAE=; b=Pke02XxgoYpEosPJTPHyQuY6r4Y+E6Loj8gu6kZkauXG+SEhPDB70BTY/ye995DKuT 0Udwt/2VMwTRGwdUIHtx8vCx4nz2cPRX8qsAa5MRYsVNiPRNjZHPNQdEW0CI5UiEoBSY M667pqx/B8B5AQEb8oc6gK//RFPaJcSItxVSPe7xuHtW+gxcbSAuy8ySTEGETQpF8Xkj yJfP9bUeSt22/dOGWEV14SURIIfhkFmikLDHt2aiezjw4bimzA0llJbujrmCJVGuzksb jQuEiE4P3NSzKQUjDlNiX+WiOpfxjrWsqiiua0C9gFJK37oFsANCr4mb+QQ4FWGJlyjs zPxA== X-Gm-Message-State: AA+aEWZJwl9SNrAXrmiF4j0eGKhxGeCsnrhq7XStuuiSdgtrxRJxQg2i IbI+7Xz9VMGuREoZpcTg1A== X-Received: by 2002:a9d:501:: with SMTP id 1mr14826969otw.133.1543965758757; Tue, 04 Dec 2018 15:22:38 -0800 (PST) Received: from localhost (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id m133sm7676946oib.52.2018.12.04.15.22.37 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 04 Dec 2018 15:22:37 -0800 (PST) Date: Tue, 4 Dec 2018 17:22:37 -0600 From: Rob Herring To: Andrei.Stefanescu@microchip.com Cc: linus.walleij@linaro.org, gregkh@linuxfoundation.org, Nicolas.Ferre@microchip.com, mark.rutland@arm.com, Ludovic.Desroches@microchip.com, Cristian.Birsan@microchip.com, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: Re: [PATCH v2 1/2] dt-bindings: gpio: add SAMA5D2 PIOBU support Message-ID: <20181204232237.GA16883@bogus> References: <1542701330-23466-1-git-send-email-andrei.stefanescu@microchip.com> <1542701330-23466-2-git-send-email-andrei.stefanescu@microchip.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1542701330-23466-2-git-send-email-andrei.stefanescu@microchip.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Nov 20, 2018 at 08:08:36AM +0000, Andrei.Stefanescu@microchip.com wrote: > This patch describes the compatible and the device tree > bindings necessary for the SAMA5D2 PIOBU GPIO. > > Signed-off-by: Andrei Stefanescu > --- > .../bindings/gpio/gpio-sama5d2-piobu.txt | 31 ++++++++++++++++++++++ > 1 file changed, 31 insertions(+) > create mode 100644 Documentation/devicetree/bindings/gpio/gpio-sama5d2-piobu.txt > > diff --git a/Documentation/devicetree/bindings/gpio/gpio-sama5d2-piobu.txt b/Documentation/devicetree/bindings/gpio/gpio-sama5d2-piobu.txt > new file mode 100644 > index 0000000..2e260e1 > --- /dev/null > +++ b/Documentation/devicetree/bindings/gpio/gpio-sama5d2-piobu.txt microchip,sama5d2-piobu.txt for the file name. > @@ -0,0 +1,31 @@ > +GPIO controller for SAMA5D2 PIOBU pins. > + > +These pins have the property of not losing their voltage > +during Backup/Self-refresh mode. > + > +These bindings should be set to a node in the dtsi file. > + > +Required properties: > +- compatible: "syscon", "microchip,sama5d2-piobu" syscon should be removed. > +- #gpio-cells: There are 2. The pin number is the > + first, the second represents additional > + parameters such as GPIO_ACTIVE_HIGH/LOW. > +- gpio-controller: Marks the port as GPIO controller. > + > +Note that the driver uses syscon and should be the child of > +the syscon node. child of the "atmel,sama5d2-secumod" node to be more specific. But why do you need a child node? The parent can be a gpio provider. What other nodes does this need? > + > +Example: > + > + secumod@fc040000 { > + compatible = "atmel,sama5d2-secumod", "syscon", "simple-mfd"; This is not documented as being a simple-mfd. > + status = "okay"; > + reg = <0xfc040000 0x100>; > + > + pioBU: piobu { gpio { Is there not a register range you can put here? > + status = "okay"; > + compatible = "microchip,sama5d2-piobu"; > + gpio-controller; > + #gpio-cells = <2>; > + }; > + }; > -- > 2.7.4 >