Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp9344146imu; Wed, 5 Dec 2018 03:18:57 -0800 (PST) X-Google-Smtp-Source: AFSGD/V6NguC1HAMdkXbnAZ3/UBpaSnk5kUoTuYanJYeFdbTE8X5AfYSoQgMIwcMeC+h7hkSVlRx X-Received: by 2002:a62:64d7:: with SMTP id y206mr24070169pfb.84.1544008737823; Wed, 05 Dec 2018 03:18:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544008737; cv=none; d=google.com; s=arc-20160816; b=p1ZIR8Qs0GPgyL1PWCKZmoWmJkD/TAFxNd8A8noPvwEw7JCCa4tRsNYK/xe0pSD2TX EB3PVo5qH+kp+9bhioboVEvU6vuw20f8v4TFwSiCAgO8Pw02vqedT3BVaJsq1N4cqNNF ur3yPiQlQyACAtQnpojcymYy9b0BLTmGkXML6uJi+5EBNqXk/42KITwpFyHmIJILERnH p67yVFSxoRQ3kMqmfCBJKT06Azc2LhLPE0ovnPb+du2aMJlQvyvXU4x9qaiNmydRzMj1 1cgV1EiEdT4HluVQ6RCJiJnv2vyR1X8pnoCl1GM6FmOo/5Lr4ZhkLCTVazqk25OL91ly saDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject; bh=Mh1KXbKFto8Dr/q9h4BNXdduD7J78uWDpEO3N+03igw=; b=N3Qy50kixIMJTM7h8oGy0BIwtfiTPmbtT6Eh2k/x4g4McurlK8wpLE0s72TkEwSnvm 4shpiI7sq+EU+Qka9LMrWN9dbA2W3s5uoeYqgns3dDhsx42tENqlhVYX+Thux+jCk1Fh aHzr0q+0Wtuw4MOKwhYDuOLVh8PGHjuXd99Gr3qnTcMaIcr8tSERR3LkQ0A5JZdXTE1k wL4L/r/oHpCQaQdsVD1ym9rIxOtG0f2dZHDh6o1DVkZG1gfZmllv5vr1RDRWs5QXJllu /1elnRVq5NxCw66GinoSkwG5j9uxFE3x//dtFoLfIBLDdE+A3m07FX8lFKjDbOrbCaz2 BLDw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c3si19805977pls.73.2018.12.05.03.18.42; Wed, 05 Dec 2018 03:18:57 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727575AbeLELSI (ORCPT + 99 others); Wed, 5 Dec 2018 06:18:08 -0500 Received: from mga11.intel.com ([192.55.52.93]:51814 "EHLO mga11.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726171AbeLELSI (ORCPT ); Wed, 5 Dec 2018 06:18:08 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga003.jf.intel.com ([10.7.209.27]) by fmsmga102.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 05 Dec 2018 03:18:07 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.56,317,1539673200"; d="scan'208";a="107467509" Received: from ahunter-desktop.fi.intel.com (HELO [10.237.72.130]) ([10.237.72.130]) by orsmga003.jf.intel.com with ESMTP; 05 Dec 2018 03:18:05 -0800 Subject: Re: [PATCH V3] sdhci: fix the timeout check window for clock and reset To: "Du, Alek" Cc: linux-mmc@vger.kernel.org, ulf.hansson@linaro.org, linux-kernel@vger.kernel.org References: <20181130150028.732896d8@xdu1-mobl> <81ba3745-8277-d16e-3aad-48324f51dc8a@intel.com> <20181130221300.4ef2956c@xdu1-mobl> <20181201134251.26573207@xdu1-mobl> <20181204090120.63b5f0a4@xdu1-mobl> <229dc468-1155-b81f-9fda-b71402387e3f@intel.com> <20181205111450.300e0478@xdu1-mobl> From: Adrian Hunter Organization: Intel Finland Oy, Registered Address: PL 281, 00181 Helsinki, Business Identity Code: 0357606 - 4, Domiciled in Helsinki Message-ID: <59a458e5-d53f-d57b-98a4-48ea223e0650@intel.com> Date: Wed, 5 Dec 2018 13:16:27 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.3.1 MIME-Version: 1.0 In-Reply-To: <20181205111450.300e0478@xdu1-mobl> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 5/12/18 5:14 AM, Du, Alek wrote: >>From bcb38577961823b4f8f2cc0aec7dd450a81b6ddc Mon Sep 17 00:00:00 2001 > From: Alek Du > Date: Fri, 30 Nov 2018 14:02:28 +0800 > Subject: [PATCH] sdhci: fix the timeout check window for clock and reset > > We observed some premature timeouts on a virtualization platform, the log > is like this: > > case 1: > [159525.255629] mmc1: Internal clock never stabilised. > [159525.255818] mmc1: sdhci: ============ SDHCI REGISTER DUMP =========== > [159525.256049] mmc1: sdhci: Sys addr: 0x00000000 | Version: 0x00001002 > ... > [159525.257205] mmc1: sdhci: Wake-up: 0x00000000 | Clock: 0x0000fa03 >>From the clock control register dump, we are pretty sure the clock was > stablized. > > case 2: > [ 914.550127] mmc1: Reset 0x2 never completed. > [ 914.550321] mmc1: sdhci: ============ SDHCI REGISTER DUMP =========== > [ 914.550608] mmc1: sdhci: Sys addr: 0x00000010 | Version: 0x00001002 > > After checking the sdhci code, we found the timeout check actually has a > little window that the CPU can be scheduled out and when it comes back, > the original time set or check is not valid. > > Fixes: 5a436cc0af62 ("mmc: sdhci: Optimize delay loops") > Signed-off-by: Alek Du > Cc: stable@vger.kernel.org # v4.12+ Acked-by: Adrian Hunter > --- > drivers/mmc/host/sdhci.c | 18 +++++++++++++----- > 1 file changed, 13 insertions(+), 5 deletions(-) > > diff --git a/drivers/mmc/host/sdhci.c b/drivers/mmc/host/sdhci.c > index 99bdae53fa2e..451b08a818a9 100644 > --- a/drivers/mmc/host/sdhci.c > +++ b/drivers/mmc/host/sdhci.c > @@ -216,8 +216,12 @@ void sdhci_reset(struct sdhci_host *host, u8 mask) > timeout = ktime_add_ms(ktime_get(), 100); > > /* hw clears the bit when it's done */ > - while (sdhci_readb(host, SDHCI_SOFTWARE_RESET) & mask) { > - if (ktime_after(ktime_get(), timeout)) { > + while (1) { > + bool timedout = ktime_after(ktime_get(), timeout); > + > + if (!(sdhci_readb(host, SDHCI_SOFTWARE_RESET) & mask)) > + break; > + if (timedout) { > pr_err("%s: Reset 0x%x never completed.\n", > mmc_hostname(host->mmc), (int)mask); > sdhci_dumpregs(host); > @@ -1608,9 +1612,13 @@ void sdhci_enable_clk(struct sdhci_host *host, u16 clk) > > /* Wait max 20 ms */ > timeout = ktime_add_ms(ktime_get(), 20); > - while (!((clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL)) > - & SDHCI_CLOCK_INT_STABLE)) { > - if (ktime_after(ktime_get(), timeout)) { > + while (1) { > + bool timedout = ktime_after(ktime_get(), timeout); > + > + clk = sdhci_readw(host, SDHCI_CLOCK_CONTROL); > + if (clk & SDHCI_CLOCK_INT_STABLE) > + break; > + if (timedout) { > pr_err("%s: Internal clock never stabilised.\n", > mmc_hostname(host->mmc)); > sdhci_dumpregs(host); >