Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp9766644imu; Wed, 5 Dec 2018 09:54:02 -0800 (PST) X-Google-Smtp-Source: AFSGD/XRsvLReg442y9AwxKh4csAWV8WLq3KorR8HTihDProWpW0chn4/bxY0oaNd9gZ1G/b49SD X-Received: by 2002:a63:2643:: with SMTP id m64mr20943023pgm.35.1544032442058; Wed, 05 Dec 2018 09:54:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544032442; cv=none; d=google.com; s=arc-20160816; b=WvGs2mT5m4sSdjvVwNqQbkRKiZkjOwMtNr/pFvOJzgSQ0vMamACA0KtkGXBYy1hf+C wVL9OlAAltZnxCYFba0LQ8z+nr7kmW4PUpX6UknqYf+Y9KBC6XFRVRKNUo5/HwkhoFhW XzvF1UBFnCl55igRdJ81M7XhPbsBDnORw1RpoJ/S3ERTYIuF/vrwmmsaU6cuR7bqBfDJ KPt7PGNkYlz3g0LSr2MybfDYbbNm9/jz9MC0ziVjtyxY0yqOWy/nUdMH3tHT44RCcj3Y PAr9A6YymTvVptqfk4ZyD/UJ1UrFOAoi+E/ZiCLgl0tJGa9GeuqpLcIf/xktGo/WBNa1 88LA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dmarc-filter :dkim-signature:dkim-signature; bh=4Ujh0l5bWJho429W5uQ15J0yYOEEFM2rpWnG6N10XMc=; b=A3AogsTzve9waGyVUDhsyzS0XEnlFdVOrsfJ0VF0Hz8LJVG5eulunBbIyhZ5N+7Vjl ijx+XxwHcsHhacWdtcG9WjWNE2KtnB8x6klAwJ5hI7jBj9ww62/mWeiSCI4qfJ8kAivE 15rOyv0O0XWQs9E7GZdVL0o+rLSagepJ/BnJ9lX/SOQRtp4mqckwztuLofXmX2pMgBRy qD/iYzmBJUo/pL6hl22FExINbyVM4PMQxMYsaMive1Ns7CWI6UIMbBzR4Z4L8T/VrsxI jypb9SCj35Qnv2XMI/iBQqG/gnvlN7h3JuUuXqtDnBQ5MfZygJldCKFXo9zdxvTrZFWE lCcA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=jEPlZuZN; dkim=pass header.i=@codeaurora.org header.s=default header.b=afjxP2At; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w12si20846338pfn.212.2018.12.05.09.53.47; Wed, 05 Dec 2018 09:54:02 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=jEPlZuZN; dkim=pass header.i=@codeaurora.org header.s=default header.b=afjxP2At; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727940AbeLERxH (ORCPT + 99 others); Wed, 5 Dec 2018 12:53:07 -0500 Received: from smtp.codeaurora.org ([198.145.29.96]:51070 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727257AbeLERxG (ORCPT ); Wed, 5 Dec 2018 12:53:06 -0500 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 19F9D6130A; Wed, 5 Dec 2018 17:53:05 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1544032385; bh=G9oKZZilgO3BZDnZaaI7leZn+vuaR+/z1msJ6vBFp9A=; h=Subject:To:Cc:References:From:Date:In-Reply-To:From; b=jEPlZuZNYIIBzg2wJoqu5gC0si2wBNHbxujQrzWXruOAfLgEcvEcswnjVBc/zOilo 0WhaPpR1T1BiADrAiTZGgbT1HyuzjQUJNm9AFxTKIsto4U3d98zlyHJVEhULwWXzHk cWAfLqzJ7fgKb7IeYqmaW2Xwicrv8gQ/1GOjDt3Q= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0 Received: from [10.226.60.81] (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: jhugo@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 90C3B60D92; Wed, 5 Dec 2018 17:53:02 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1544032384; bh=G9oKZZilgO3BZDnZaaI7leZn+vuaR+/z1msJ6vBFp9A=; h=Subject:To:Cc:References:From:Date:In-Reply-To:From; b=afjxP2AtqzEG66du9V2DUvphy8q1rLvutgJTTlCLSMGSGgQ53D8nwK8VeqPeoat6b zzsVdTPIUCUzmvZJPkW1pt0VykUsL38kMcZiN/54Ck2qXkRHOOzgq/V8PVv/9/YIx/ 7xqzyb4GdUcR8UtQflOnT4JTMr5gn4AUc3pvJ6FU= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 90C3B60D92 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=jhugo@codeaurora.org Subject: Re: [RFT PATCH v1 0/4] Unify CPU topology across ARM64 & RISC-V To: Atish Patra , linux-kernel@vger.kernel.org Cc: Mark Rutland , "Rafael J. Wysocki" , "Peter Zijlstra (Intel)" , Catalin Marinas , Palmer Dabbelt , Will Deacon , linux-riscv@lists.infradead.org, Morten Rasmussen , Juri Lelli , Dmitriy Cherkasov , Anup Patel , Ingo Molnar , devicetree@vger.kernel.org, Albert Ou , Rob Herring , Thomas Gleixner , "moderated list:ARM64 PORT AARCH64 ARCHITECTURE" , Ard Biesheuvel , Greg Kroah-Hartman , Jeremy Linton , Sudeep Holla References: <1543534100-3654-1-git-send-email-atish.patra@wdc.com> From: Jeffrey Hugo Message-ID: Date: Wed, 5 Dec 2018 10:53:01 -0700 User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:60.0) Gecko/20100101 Thunderbird/60.3.1 MIME-Version: 1.0 In-Reply-To: <1543534100-3654-1-git-send-email-atish.patra@wdc.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 11/29/2018 4:28 PM, Atish Patra wrote: > The cpu-map DT entry in ARM64 can describe the CPU topology in > much better way compared to other existing approaches. RISC-V can > easily adopt this binding to represent it's own CPU topology. > Thus, both cpu-map DT binding and topology parsing code can be > moved to a common location so that RISC-V or any other > architecture can leverage that. > > The relevant discussion regarding unifying cpu topology can be > found in [1]. > > arch_topology seems to be a perfect place to move the common > code. I have not introduced any functional changes in the moved > code. The only downside in this approach is that the capacity > code will be executed for RISC-V as well. But, it will exit > immediately after not able to find the appropriate DT node. If > the overhead is considered too much, we can always compile out > capacity related functions under a different config for the > architectures that do not support them. > > The patches have been tested for RISC-V and compile tested for > ARM64 & x86. > > The socket change[2] is also now part of this series. > > [1] https://lkml.org/lkml/2018/11/6/19 > [2] https://lkml.org/lkml/2018/11/7/918 > > QEMU changes for RISC-V topology are available at > > https://github.com/atishp04/riscv-qemu/tree/cpu_topo > > Apologies for the previous patch series with incorrect title and > was sent only to kernel mailing list due to a bug in my config. > Please ignore that. > > Atish Patra (3): > dt-binding: cpu-topology: Move cpu-map to a common binding. > cpu-topology: Move cpu topology code to common code. > RISC-V: Parse cpu topology during boot. > > Sudeep Holla (1): > Documentation: DT: arm: add support for sockets defining package > boundaries > > .../{arm/topology.txt => cpu/cpu-topology.txt} | 133 +++++++-- > arch/arm64/include/asm/topology.h | 22 -- > arch/arm64/kernel/topology.c | 303 +-------------------- > arch/riscv/Kconfig | 1 + > arch/riscv/kernel/smpboot.c | 3 + > drivers/base/arch_topology.c | 294 ++++++++++++++++++++ > include/linux/arch_topology.h | 26 ++ > include/linux/topology.h | 1 + > 8 files changed, 435 insertions(+), 348 deletions(-) > rename Documentation/devicetree/bindings/{arm/topology.txt => cpu/cpu-topology.txt} (66%) > > -- > 2.7.4 > Seems to test fine on QDF2400. Tested-by: Jeffrey Hugo I did see that git am complained about patch #2 - patch:103: space before tab in indent. }; patch:114: space before tab in indent. }; warning: 2 lines add whitespace errors. -- Jeffrey Hugo Qualcomm Datacenter Technologies as an affiliate of Qualcomm Technologies, Inc. Qualcomm Technologies, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project.