Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp10950560imu; Thu, 6 Dec 2018 09:10:56 -0800 (PST) X-Google-Smtp-Source: AFSGD/X7sW7F78WvHF8mXoErY21oDyiU7pcifqu2Qj1zGUY1VrDwZePCokaFSlV0VDS2iVlV8Jaw X-Received: by 2002:a63:7b06:: with SMTP id w6mr24707532pgc.288.1544116256010; Thu, 06 Dec 2018 09:10:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544116255; cv=none; d=google.com; s=arc-20160816; b=beF4q+Cq+b+9DKee5sKoQ8u7xY/ZlvhyXN54hWHIpZtCejuLJtlyNFKQrWQ43uldXQ BNGYLOci/SjKfuTLMPBn0YpZ6q+1P7idxw5R3UMJqcwNKLyjGSjKoMH5SVT4WTyY4ZhK SPeVHquolou3VuMcDqrPr5e4Af9V5FFMTkpyENVlSLdl0yrow1YYSQ2Lp/Ee9T49Ezgx BdTdc2ZJ3tS/AjeaIrCgqafc06NUov7pLsNgyMZszvgAf7cwgbZeuIzUqHawGhljclyB lvsvvMWyWVimEHlg2qxPrHi/3Qo+qePX83ZO2m87upyHpAUaLqnQgumDN3DZ/CMKFD1p RzOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=n1Wh1MYeW4IZXesY5bRiGqpWcwQezW04aN8+hh/Gqas=; b=f9QufX4DEIcghudsWb0JyN0BTYdQLTRrjyZfl0xhQkuD99CRfX17/KVUtlV4oQaM5b QMPxuuYcvrW6+/EuXhe7IFv1FTWSeWtrafcxJozxpp4O9QwyEBHEmxRhdfCDdsAvZC9J c/9FxqQzDWjcCsj97jrwN2zkftRkH7ZsfFLvCoK24pZyfB68GqDgv5mv+A/ZxPkBNfTn qAbDuWRIhEwTnFYm0ctwHXGR7Mt+xPym5NEIuSnpE4XIT35A98hvkOy1aaVEp8syQjST gWmP+OMtmK/653TeBQtCZvCrA35m0oVNgMUSmi7sioj4dP/YCR6NZkLfp6IkOmaEwBvO sRVA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PTojt70g; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e22si614984pge.479.2018.12.06.09.10.25; Thu, 06 Dec 2018 09:10:55 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=PTojt70g; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726018AbeLFRIN (ORCPT + 99 others); Thu, 6 Dec 2018 12:08:13 -0500 Received: from mail-wr1-f65.google.com ([209.85.221.65]:40802 "EHLO mail-wr1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725898AbeLFRIM (ORCPT ); Thu, 6 Dec 2018 12:08:12 -0500 Received: by mail-wr1-f65.google.com with SMTP id p4so1226863wrt.7 for ; Thu, 06 Dec 2018 09:08:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=n1Wh1MYeW4IZXesY5bRiGqpWcwQezW04aN8+hh/Gqas=; b=PTojt70gYUvsg4CCC7Ug8CT9Tf2NSiNiZqBST0WBsI2JpbK9qOvvl28vPqHjy0lA7N t1LKwAIYNov6QHn7q+f2KudQbiau6VZXdDBL32N61TUT0+3mOjPUtYdQMTxv9S61MxfN YQ5td830pChNCppVFe9JSf+CkpUHhJVd8r/t0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=n1Wh1MYeW4IZXesY5bRiGqpWcwQezW04aN8+hh/Gqas=; b=hFyxm3rKUwPl3+xpQ3iiPGjomUQxHlpGWSeXYuuf6iKOlsvSn9s89vkELsCisLaZvp xLninfwi0X8iUv7EQW1O0aukt66Xc0LtqWZwXKPXpnGJkRYPpJujSfOuFjvE4TmiAMbM htLKPOF/fgDA0GOVxszTd4earqe4qjbi1jhWJVxwZHzbus8wmSWjvCVh3RrHqAuJOPDi xeAvR25QG9Uo+dTP3DQ4dxvQImmp4W58r7FzFg9gDtnbZKEHKTh56AQIexl+WUf3Z61p X+zuztrkF6SCzjteW8wTl9XTi8Qie2pA9UcnKZ3hWEhIPvXeMe3Vni4Q6Mzs4D5p0mdP L77Q== X-Gm-Message-State: AA+aEWZs8+wyx1VKYFh+Yb1aXaHtUvmILvGSDXHfhD5zZhVkp/zbarKm AwKknbyEWxmxn3ubH4udawlNETs0VJGkXsDVT2OqmA== X-Received: by 2002:adf:e891:: with SMTP id d17mr28032263wrm.140.1544116090511; Thu, 06 Dec 2018 09:08:10 -0800 (PST) MIME-Version: 1.0 References: <20181206132306.11843-1-jagan@amarulasolutions.com> <20181206132306.11843-2-jagan@amarulasolutions.com> <20181206153445.kqu2pep5orktr6yv@flea> In-Reply-To: <20181206153445.kqu2pep5orktr6yv@flea> From: Michael Nazzareno Trimarchi Date: Thu, 6 Dec 2018 18:07:59 +0100 Message-ID: Subject: Re: [PATCH v2 2/3] arm64: dts: allwinner: a64: Add A64 CSI controller To: Maxime Ripard Cc: Jagan Teki , Chen-Yu Tsai , Rob Herring , Mark Rutland , linux-arm-kernel , devicetree , LKML , linux-amarula@amarulasolutions.com Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Maxime On Thu, Dec 6, 2018 at 4:34 PM Maxime Ripard wrote: > > On Thu, Dec 06, 2018 at 06:53:05PM +0530, Jagan Teki wrote: > > Allwinner A64 CSI controller has similar features as like in > > H3, So add support for A64 via H3 fallback. > > > > Also updated CSI_SCLK to use 300MHz via assigned-clocks, since > > the default clock 600MHz seems unable to drive the sensor(ov5640) > > to capture the image. > > > > Signed-off-by: Jagan Teki > > --- > > Changes for v2: > > - Use CSI_SCLK to 300MHz > > > > arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 23 +++++++++++++++++++ > > 1 file changed, 23 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi > > index 384c417cb7a2..d7ab0006ebce 100644 > > --- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi > > +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi > > @@ -532,6 +532,12 @@ > > interrupt-controller; > > #interrupt-cells = <3>; > > > > + csi_pins: csi-pins { > > + pins = "PE0", "PE2", "PE3", "PE4", "PE5", "PE6", > > + "PE7", "PE8", "PE9", "PE10", "PE11"; > > + function = "csi0"; > > + }; > > + > > i2c0_pins: i2c0_pins { > > pins = "PH0", "PH1"; > > function = "i2c0"; > > @@ -899,6 +905,23 @@ > > status = "disabled"; > > }; > > > > + csi: csi@1cb0000 { > > + compatible = "allwinner,sun50i-a64-csi", > > + "allwinner,sun8i-h3-csi"; > > + reg = <0x01cb0000 0x1000>; > > + interrupts = ; > > + clocks = <&ccu CLK_BUS_CSI>, > > + <&ccu CLK_CSI_SCLK>, > > + <&ccu CLK_DRAM_CSI>; > > + clock-names = "bus", "mod", "ram"; > > + resets = <&ccu RST_BUS_CSI>; > > + pinctrl-names = "default"; > > + pinctrl-0 = <&csi_pins>; > > + assigned-clocks = <&ccu CLK_CSI_SCLK>; > > + assigned-clock-rates = <300000000>; > > That should be enforced in the driver. > We are not really sure what is the best here. Our first idea was to put in the board file and then Jagan decide to put in dtsi. We don't have enough coverage of camera on this CPU and I prefer to stay with this minimal change that does not impact the driver. Michael > Maxime > > -- > Maxime Ripard, Bootlin > Embedded Linux and Kernel engineering > https://bootlin.com -- | Michael Nazzareno Trimarchi Amarula Solutions BV | | COO - Founder Cruquiuskade 47 | | +31(0)851119172 Amsterdam 1018 AM NL | | [`as] http://www.amarulasolutions.com |