Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp32380imu; Thu, 6 Dec 2018 18:33:30 -0800 (PST) X-Google-Smtp-Source: AFSGD/WhOLYXTEdNoM2xDvHF5wWHkm1reo53iZ6Vxx28O33XJXwwTmUfzchVyPy3uUxGw+IzAG84 X-Received: by 2002:a17:902:2aaa:: with SMTP id j39mr444707plb.335.1544150010106; Thu, 06 Dec 2018 18:33:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544150010; cv=none; d=google.com; s=arc-20160816; b=m63nAjNA69GQQ9XqoeQSSGiCjAQTUnvDoD0M2iKquxNVVUxNuU8BkFp1+5crBuTPix 76ffHiXmKnmvGjGjzmF00kCiPjDkKnU3E3myLizdgF8yq1T96KqAM9j5bnMRYjFVgJCm 8IUGoBtZlpfYsQkGg8ENXB90mLlWb8/s/vgkiEipn0vbApmP5T47+U8rMQ27ZS6UF7Kz Ygvp4THhUc/1yi3Y+TLUmNXeyTz7Sv7sPx7utLH5/5sPESmU0/Jd8+uGlKK9O2ycvE9x BKmRFSag68RL9P+bl75OVZz0FPpdcf0dFLA/9IkGR9omc80xTD4PupapEXIbvcwfIKtd ZArA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :content-language:accept-language:references:message-id:date :thread-index:thread-topic:subject:cc:to:from; bh=03jMgn2TaVmKIcCZKlhVbixTp8xkJ/ReX0vaN5K2WWg=; b=yMdhsX8RWjJrRAdGCtTiINbQbBIZqkBw8q8S61zBJrMY8+Yx7UhpUfaE1WazqXSDkb 8gLjAhsd4B+R35irz52UbDbBGJasOjk0LJ/HiPWsmoP5FJfUZVjdsyR+LWgnMgfnQ8Is bQkx/aiMeSVPj31LODcc8ItGqmRDcHQRhACCQrmRcNISyHK6RP4VUQk9ZIyhPBWrB5v5 NHo6KNrMP+i87gMBpuqEQnCMGZqvqBHxwGfqIvHxu1nhOkpIaa+0xITPIJD5R8+hZEzs vdJG/Rg5I/dTIYqAyer1/sObEmSkkmT2I+zyaq07XFZzZrD/E1SeZ+EvhwUFW+8JvqpI LIIw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k134si1727943pga.401.2018.12.06.18.33.12; Thu, 06 Dec 2018 18:33:30 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726029AbeLGCcY convert rfc822-to-8bit (ORCPT + 99 others); Thu, 6 Dec 2018 21:32:24 -0500 Received: from mx01.hxt-semitech.com ([223.203.96.7]:53868 "EHLO barracuda.hxt-semitech.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1725978AbeLGCcX (ORCPT ); Thu, 6 Dec 2018 21:32:23 -0500 X-ASG-Debug-ID: 1544149933-093b7e6e7f18eb0001-xx1T2L Received: from HXTBJIDCEMVIW02.hxtcorp.net ([10.128.0.15]) by barracuda.hxt-semitech.com with ESMTP id ScKxDprNxAPQ9WMJ (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NO); Fri, 07 Dec 2018 10:32:13 +0800 (CST) X-Barracuda-Envelope-From: shunyong.yang@hxt-semitech.com Received: from HXTBJIDCEMVIW02.hxtcorp.net (10.128.0.15) by HXTBJIDCEMVIW02.hxtcorp.net (10.128.0.15) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Fri, 7 Dec 2018 10:31:23 +0800 Received: from HXTBJIDCEMVIW02.hxtcorp.net ([fe80::3e:f4ff:7927:a6f6]) by HXTBJIDCEMVIW02.hxtcorp.net ([fe80::3e:f4ff:7927:a6f6%12]) with mapi id 15.00.1395.000; Fri, 7 Dec 2018 10:31:23 +0800 From: "Yang, Shunyong" To: "bhelgaas@google.com" CC: "okaya@kernel.org" , "linux-pci@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "Zheng, Joey" Subject: Re: [PATCH v2 2/2] PCI: pciehp: Add HXT quirk for Command Completed errata Thread-Topic: [PATCH v2 2/2] PCI: pciehp: Add HXT quirk for Command Completed errata X-ASG-Orig-Subj: Re: [PATCH v2 2/2] PCI: pciehp: Add HXT quirk for Command Completed errata Thread-Index: AQHUdmrzK+cv2Db6mkeg7e7p7Mrs0A== Date: Fri, 7 Dec 2018 02:31:23 +0000 Message-ID: References: <5e88860c8426df537c5a5f2d0e6add6df8955a0f.1541574331.git.shunyong.yang@hxt-semitech.com> <77c4a0a9a9174e0aa5d94dada2e0be15@HXTBJIDCEMVIW01.hxtcorp.net> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-exchange-transport-fromentityheader: Hosted x-originating-ip: [10.64.6.172] Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 8BIT MIME-Version: 1.0 X-Barracuda-Connect: UNKNOWN[10.128.0.15] X-Barracuda-Start-Time: 1544149933 X-Barracuda-Encrypted: ECDHE-RSA-AES256-SHA384 X-Barracuda-URL: https://192.168.50.101:443/cgi-mod/mark.cgi X-Virus-Scanned: by bsmtpd at hxt-semitech.com X-Barracuda-BRTS-Status: 1 X-Barracuda-Bayes: INNOCENT GLOBAL 0.1309 1.0000 -1.2107 X-Barracuda-Spam-Score: -1.21 X-Barracuda-Spam-Status: No, SCORE=-1.21 using global scores of TAG_LEVEL=1000.0 QUARANTINE_LEVEL=1000.0 KILL_LEVEL=9.0 tests= X-Barracuda-Spam-Report: Code version 3.2, rules version 3.2.3.63220 Rule breakdown below pts rule name description ---- ---------------------- -------------------------------------------------- Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Bjorn, Gentle ping for these two ID and quirk patches. Would you please help to review and pull? Our PCI id is already registered at PCI SIG, following is the link, https://pcisig.com/membership/member-companies?combine=1dbf Thanks. Shunyong. On 2018/11/19 9:07, Yang, Shunyong wrote: > Hi, Bjorn, > Would you please help to review and pull these two quirk patches to > your branch if there is no problem? > > Thanks. > Shunyong. > > On 2018/11/7 15:24, Yang, Shunyong wrote: >> The HXT SD4800 PCI controller does not set the Command Completed >> bit unless writes to the Slot Command register change "Control" >> bits. >> >> This patch adds SD4800 to the quirk. >> >> Cc: Joey Zheng >> Signed-off-by: Shunyong Yang >> >> diff --git a/drivers/pci/hotplug/pciehp_hpc.c b/drivers/pci/hotplug/pciehp_hpc.c >> index 7dd443aea5a5..91db67963aea 100644 >> --- a/drivers/pci/hotplug/pciehp_hpc.c >> +++ b/drivers/pci/hotplug/pciehp_hpc.c >> @@ -920,3 +920,5 @@ static void quirk_cmd_compl(struct pci_dev *pdev) >> PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); >> DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_QCOM, 0x0401, >> PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); >> +DECLARE_PCI_FIXUP_CLASS_EARLY(PCI_VENDOR_ID_HXT, 0x0401, >> + PCI_CLASS_BRIDGE_PCI, 8, quirk_cmd_compl); >> > >