Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1377570imu; Fri, 7 Dec 2018 21:26:46 -0800 (PST) X-Google-Smtp-Source: AFSGD/WHn26SXnQ2Kkyn2rZwA/F7YCkM9DTzkApjYelRA7ztW4wEq8bWIRCzel+Kwwmty7pVoX7/ X-Received: by 2002:a17:902:9345:: with SMTP id g5mr4580902plp.148.1544246806297; Fri, 07 Dec 2018 21:26:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544246806; cv=none; d=google.com; s=arc-20160816; b=gIHgwEhTr953MKJ6Fe0S+vx1x6F9IFhd0erAtcfedcRs0+1qUu+jL0P2CsxN3HfuxF x7JzP1HCwK7juPx2FI/pTdPfxWJl8nRTJXbH9fUcd0gLBlsR0q3hZuYpbqRi5q3LYI9W /dQ1DrYvJ9xhqde9PW45o6gBtlBdfz2S3K2g6abzRsbCcR5Bjqi80wFqN5YKH8NGGYS4 VbRBo/CAu1dgaCU4tYIdqJeP/tTMKJgNq1IopTfWQzQC006ntr1nx7Mg7Lv7Ayc0AWmk sESzlhlMBdPCZEiTtpZx95AMh+XxBOlsRgal0n1LdioaLM+MVfA7atv3h3UvPcIGEBOt nlGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=2Y86cF7svuzm9nRFpjhgu0SCYEF98sfaU/8WiRNFIbY=; b=HAurk9B03XOgITQP6al0+mXMey8jeCGJVEfxUS8mfMW0tXyo551eoQxnDQdBCrl+ES X9mUmFWyBYnRHj6husbcKlHQn1Ze5u4GD04AxmHoDwdy1dU89SuPfN6T9AL3NQGeuINf KldF/xwyKXYNW/rDZqQeEOfAimzrbH5upqBGQeWiYCpE0OlO1gsutDDnzAryICqGUDOH EORqwO8tsoLyuJypvQUqQG911VyTKvmoHox955FnbW+OpQZZ5E7GrD3c7nJXs5buqPi3 BOVrV7jsM10gwM/6XHRmyJt8ceh/9d3+zIWqwutBr2HsWAao2sfcB7LuToJ8wOUIvwyk BzDg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="p/FXwQRT"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w2si4557997pgh.565.2018.12.07.21.26.28; Fri, 07 Dec 2018 21:26:46 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="p/FXwQRT"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726146AbeLHFZt (ORCPT + 99 others); Sat, 8 Dec 2018 00:25:49 -0500 Received: from lelv0142.ext.ti.com ([198.47.23.249]:55054 "EHLO lelv0142.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725809AbeLHFZt (ORCPT ); Sat, 8 Dec 2018 00:25:49 -0500 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id wB85PNNo100657; Fri, 7 Dec 2018 23:25:23 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1544246723; bh=2Y86cF7svuzm9nRFpjhgu0SCYEF98sfaU/8WiRNFIbY=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=p/FXwQRT3TFu04M8WRK7QbFy0NcYyfvv9yRUfZRi9gjBX9uzuqEfEQQvCIpvMEqGR vW+qnTIflTJw2ZPnbORhDxKQZb7/0OkilaR6Axehw+AAfPg+G0OXYsHe6pcO3IhWgX H7UQSCA5eg5Mmq0vuobGBagqlPN0ncq5E8uRaHQ8= Received: from DLEE114.ent.ti.com (dlee114.ent.ti.com [157.170.170.25]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id wB85PN1O001015 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 7 Dec 2018 23:25:23 -0600 Received: from DLEE114.ent.ti.com (157.170.170.25) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1591.10; Fri, 7 Dec 2018 23:25:22 -0600 Received: from dflp32.itg.ti.com (10.64.6.15) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1591.10 via Frontend Transport; Fri, 7 Dec 2018 23:25:22 -0600 Received: from [172.24.190.89] (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id wB85PJe1003543; Fri, 7 Dec 2018 23:25:19 -0600 Subject: Re: [PATCH 1/2] arm64: dts: ti: k3-am654: Add Support for MMC/SD To: Faiz Abbas , , , CC: , , , , , , , References: <20181207084233.13700-1-faiz_abbas@ti.com> <20181207084233.13700-2-faiz_abbas@ti.com> From: Vignesh R Message-ID: Date: Sat, 8 Dec 2018 10:56:16 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.2.1 MIME-Version: 1.0 In-Reply-To: <20181207084233.13700-2-faiz_abbas@ti.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 07/12/18 2:12 PM, Faiz Abbas wrote: > There are two MMC host controller instances present on the TI's > Am654 SOCs. Add device tree nodes for the same. > > Signed-off-by: Faiz Abbas > --- > arch/arm64/boot/dts/ti/k3-am65-main.dtsi | 28 ++++++++++++++++++++++++ > 1 file changed, 28 insertions(+) > > diff --git a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi > index 916434839603..d07212f16a81 100644 > --- a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi > +++ b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi > @@ -129,4 +129,32 @@ > clocks = <&k3_clks 113 1>; > power-domains = <&k3_pds 113>; > }; > + > + sdhci0: sdhci@4f80000 { > + compatible = "ti,am654-sdhci-5.1"; > + reg = <0x0 0x4f80000 0x0 0x260>, <0x0 0x4f90000 0x0 0x134>; > + power-domains = <&k3_pds 47>; > + clocks = <&k3_clks 47 0>, <&k3_clks 47 1>; > + clock-names = "clk_ahb", "clk_xin"; > + interrupts = ; > + sdhci-caps-mask = <0x80000007 0x0>; > + mmc-ddr-1_8v; > + ti,otap-del-sel = <0x2>; > + ti,trm-icp = <0x8>; > + status = "disabled"; > + }; Please drop "status=disabled" from dtsi. Can be disabled as required in the board dts. > + > + sdhci1: sdhci@4fa0000 { > + compatible = "ti,am654-sdhci-5.1"; > + reg = <0x0 0x4fa0000 0x0 0x260>, <0x0 0x4fb0000 0x0 0x134>; > + power-domains = <&k3_pds 48>; > + clocks = <&k3_clks 48 0>, <&k3_clks 48 1>; > + clock-names = "clk_ahb", "clk_xin"; > + interrupts = ; > + sdhci-caps-mask = <0x80000007 0x0>; > + mmc-ddr-1_8v; > + ti,otap-del-sel = <0x2>; > + ti,trm-icp = <0x8>; > + status = "disabled"; > + }; > }; > -- Regards Vignesh