Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1814604imu; Sat, 8 Dec 2018 07:47:53 -0800 (PST) X-Google-Smtp-Source: AFSGD/V9SY6uxUtMEJ1t49upbsrMvdxcT7sLmcoqobtFqIy5pn9XVattKtppySK61ogpcNUKv9jt X-Received: by 2002:a63:d40a:: with SMTP id a10mr5371639pgh.394.1544284073200; Sat, 08 Dec 2018 07:47:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544284073; cv=none; d=google.com; s=arc-20160816; b=ZE/JYq8cZKLhgvi0L5NPuwVEa2lIFRUVFdGWjJ7imJlc5SJMHFFG0XW9O+SgjsmwZn Avo2G5QhJTKy3zItlIlQMO9U0QIiP+urv11XX2gaZz+B0R0Yt5S9cqhByqvT0v+MQmpz HiUbZA2RxmxnGXLS7b+1YR1FB/vtWzO/RyGR5AbweX2uwaM209+syQo6LwHcLcTN7Qf4 G1BsTk4ViYsG3/BTTYIo+bwBU9jNpqPhWG9lFJK7o65kNuwHbkBxPR7TULJlipA1OUoI KZoXpHPx1otPslQgnm37umOPBkfbDTbz42tWTmXGcBSX+l3CLHxQaKkikZova38Wi9y3 BH/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=sNubEZmLX9GLtz40Y78ZtKImyP0i/MBR2DeoShL3eQI=; b=hMbl7UGQerCG7tIglg+5eMFQfuftr1RJ37uAnDPNHw/57IM/62lwKmXGihQRHhSSXe dJj5l1YC/5qm+y77UGBUAt5w6oz+28QLhPfwC7m7rLfRWn8Mzduow09rqKzPKTjquczA 51s2pbDAX8LQczEGBww/1CH+Mkp7/2Y9EexhL3GAsmPyvsxYFen+Lw7gTEY5WWA95xfy 3CnNgjKkBy9gh0qP2da9o9cyXzrJEUC40YEcrywg8gOptaqZvcd4pwFBOgY552/ahpXE G102sApyiUiwThSllw2BqCSjuCYFscmwNEpbdoRq8/JI7IqfH6/m9FisT42avvNi/KMS SUig== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=XpmGjPbn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d8si4031097pgh.505.2018.12.08.07.47.37; Sat, 08 Dec 2018 07:47:53 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=XpmGjPbn; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726209AbeLHPpt (ORCPT + 99 others); Sat, 8 Dec 2018 10:45:49 -0500 Received: from lelv0143.ext.ti.com ([198.47.23.248]:54226 "EHLO lelv0143.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726180AbeLHPpt (ORCPT ); Sat, 8 Dec 2018 10:45:49 -0500 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id wB8FjRJY086823; Sat, 8 Dec 2018 09:45:27 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1544283927; bh=sNubEZmLX9GLtz40Y78ZtKImyP0i/MBR2DeoShL3eQI=; h=Date:From:To:CC:Subject:References:In-Reply-To; b=XpmGjPbnldQtVCaHJnt8JiSoEo6YW/Rnf8WFNwO3kDdyOpICEJehHZapj1UUOs6j8 mYzqj+VB4FT4WFV9I3kkQtXPgg10dYgOx9S0cV/BMpwe/OxCrEa6fjiXxxw5JllLt5 6/V+ZvF0Uj2EwDrNJ3b5gwAOv7DkahtfHLa4lgh0= Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id wB8FjRi8001191 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Sat, 8 Dec 2018 09:45:27 -0600 Received: from DLEE110.ent.ti.com (157.170.170.21) by DLEE105.ent.ti.com (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1591.10; Sat, 8 Dec 2018 09:45:27 -0600 Received: from dlep32.itg.ti.com (157.170.170.100) by DLEE110.ent.ti.com (157.170.170.21) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1591.10 via Frontend Transport; Sat, 8 Dec 2018 09:45:27 -0600 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id wB8FjQRZ011911; Sat, 8 Dec 2018 09:45:26 -0600 Date: Sat, 8 Dec 2018 09:45:26 -0600 From: Nishanth Menon To: Vignesh R CC: Faiz Abbas , , , , , , , , , , Subject: Re: [PATCH 1/2] arm64: dts: ti: k3-am654: Add Support for MMC/SD Message-ID: <20181208154526.ivbvwvcx6otg7lvh@akan> References: <20181207084233.13700-1-faiz_abbas@ti.com> <20181207084233.13700-2-faiz_abbas@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: User-Agent: NeoMutt/20171215 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 10:56-20181208, Vignesh R wrote: > > > On 07/12/18 2:12 PM, Faiz Abbas wrote: > > There are two MMC host controller instances present on the TI's > > Am654 SOCs. Add device tree nodes for the same. > > > > Signed-off-by: Faiz Abbas > > --- > > arch/arm64/boot/dts/ti/k3-am65-main.dtsi | 28 ++++++++++++++++++++++++ > > 1 file changed, 28 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi > > index 916434839603..d07212f16a81 100644 > > --- a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi > > +++ b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi > > @@ -129,4 +129,32 @@ > > clocks = <&k3_clks 113 1>; > > power-domains = <&k3_pds 113>; > > }; > > + > > + sdhci0: sdhci@4f80000 { > > + compatible = "ti,am654-sdhci-5.1"; > > + reg = <0x0 0x4f80000 0x0 0x260>, <0x0 0x4f90000 0x0 0x134>; > > + power-domains = <&k3_pds 47>; > > + clocks = <&k3_clks 47 0>, <&k3_clks 47 1>; > > + clock-names = "clk_ahb", "clk_xin"; > > + interrupts = ; > > + sdhci-caps-mask = <0x80000007 0x0>; > > + mmc-ddr-1_8v; > > + ti,otap-del-sel = <0x2>; > > + ti,trm-icp = <0x8>; > > + status = "disabled"; > > + }; > > Please drop "status=disabled" from dtsi. Can be disabled as required in > the board dts. yes - the standard in k3 is to disable the nodes that are'nt needed in board.dtsi. This is different from "disabled by default" approach in DRA7 or OMAP4 for example. -- Regards, Nishanth Menon