Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp328335imu; Mon, 10 Dec 2018 22:59:20 -0800 (PST) X-Google-Smtp-Source: AFSGD/VXi/utnYLpIIfD24H22H5n4dc3AiE7t3E3yWYgL/P9cxfUbPRjGJvtumurV+ZDwCYz9/du X-Received: by 2002:a17:902:2f03:: with SMTP id s3mr14655506plb.277.1544511560905; Mon, 10 Dec 2018 22:59:20 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544511560; cv=none; d=google.com; s=arc-20160816; b=X2pXgnP3NBLMogVrsxc4h7IQoqrROWko3AHyMqK9+dJAjA7OzWxKV+/qI/hLnTwP4y 6vGviXZyg2hQ9wO4jqzuLR6FaXqU8I1zG6s2eDZzCuIJvfkbGfftyAoKXjwTRLqIcNSD jwRVJD0wC+Bx/Jm+ypE670xznyojofdKSDxmjGGlX8mRtR2prmgsCcsSRCtPk+AjbGT5 WxV6lvgQqi3noDOJ8BAqkqku/FJeXA6dwUpBkRtMxMrnKqlNSRADUpHnkwMTsaWpa1qs pvCTR10g1UurxLQuMHS3FjC/myNQXVbOjsNduOBf3OboWBY7a6cielsM5pcRfXJ7C3kR 72Og== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=3SG3DswFp5YsyHF3DiNN09Sws5rdEx6+G0pZh5yDRN0=; b=kjQyJiFGOCLXjyMotpnJ2xdb/XrVNPfK2MoCCWFLqWqfGpEZvFIvlWp3enso+S6cdo 90DL0WtGzf4nANLalV9xfTAX0IxxOv94By0IWaQHHoUj8A24JGPAawHCvbRA2ZUVZdty UcZfYhgtkBJX0U5IkNeTZIj8xMpjsIuTSNPxHoiVHyr7JMgvxohh1EXlhxYO2IulOc0c Hx1IejrcGsTjyoqq0qVD0s/Y+tlWLgCpzsIYnpS3ek2GUPyg1vjy6fh9izfpXYWUt5iL 3qkB5YxMDmYd9LBpWqq3HFYWw3mfw3KgME0zfdSrAoQRL9ueFLWbfJH3PmFtc0ZQyDdx kB4A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=N+KAtT87; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j24si11787316pgn.149.2018.12.10.22.59.03; Mon, 10 Dec 2018 22:59:20 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=N+KAtT87; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726132AbeLKG6M (ORCPT + 99 others); Tue, 11 Dec 2018 01:58:12 -0500 Received: from mail.kernel.org ([198.145.29.99]:49764 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725923AbeLKG6M (ORCPT ); Tue, 11 Dec 2018 01:58:12 -0500 Received: from localhost (5356596B.cm-6-7b.dynamic.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 356492082F; Tue, 11 Dec 2018 06:58:10 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1544511491; bh=6zcVvbr8JGU5yyY++Zj7+SSmlt6zOr8mHaWHy7ty/NI=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=N+KAtT87xI/tM2P4xmCKL41sG1q/8QKQZTqvtWGeB3/zHszZqEg7amICRDTq1kWkK wm0JdPnDrZ9xehgspP3G+rfSMfI02O3bsIZtqAXamX3Fu5czAMWw+Yf3lIhqPpGs4d /qg0yfUsPzfMKOiNoznG97mhzMQNtyP8IrowB0oc= Date: Tue, 11 Dec 2018 07:58:08 +0100 From: Greg Kroah-Hartman To: Georgi Djakov Cc: "Rafael J. Wysocki" , Arnd Bergmann , Olof Johansson , evgreen@chromium.org, Linux PM , "Rafael J. Wysocki" , Rob Herring , Michael Turquette , Kevin Hilman , Vincent Guittot , Saravana Kannan , bjorn.andersson@linaro.org, Amit Kucheria , seansw@qti.qualcomm.com, daidavid1@codeaurora.org, Mark Rutland , Lorenzo Pieralisi , abailon@baylibre.com, maxime.ripard@bootlin.com, Thierry Reding , ksitaraman@nvidia.com, sanjayc@nvidia.com, "devicetree@vger.kernel.org" , Linux Kernel Mailing List , Linux ARM , linux-arm-msm , linux-tegra@vger.kernel.org, Doug Anderson , Andy Gross Subject: Re: [PATCH v10 0/8] Introduce on-chip interconnect API Message-ID: <20181211065808.GB5161@kroah.com> References: <20181127180349.29997-1-georgi.djakov@linaro.org> <20181206145547.GA7884@kroah.com> <6923d6ed-e357-b083-1830-8396d788efe5@linaro.org> <9a3aae02-c7e0-97e3-2330-af4fccee6c14@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <9a3aae02-c7e0-97e3-2330-af4fccee6c14@linaro.org> User-Agent: Mutt/1.11.1 (2018-12-01) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Dec 10, 2018 at 04:50:00PM +0200, Georgi Djakov wrote: > On 12/10/18 13:00, Rafael J. Wysocki wrote: > > On Mon, Dec 10, 2018 at 11:18 AM Georgi Djakov wrote: > >> > >> Hi Rafael, > >> > >> On 12/10/18 11:04, Rafael J. Wysocki wrote: > >>> On Thu, Dec 6, 2018 at 3:55 PM Greg KH wrote: > >>>> > >>>> On Wed, Dec 05, 2018 at 12:41:35PM -0800, Evan Green wrote: > >>>>> On Tue, Nov 27, 2018 at 10:03 AM Georgi Djakov wrote: > >>>>>> > >>>>>> Modern SoCs have multiple processors and various dedicated cores (video, gpu, > >>>>>> graphics, modem). These cores are talking to each other and can generate a > >>>>>> lot of data flowing through the on-chip interconnects. These interconnect > >>>>>> buses could form different topologies such as crossbar, point to point buses, > >>>>>> hierarchical buses or use the network-on-chip concept. > >>>>>> > >>>>>> These buses have been sized usually to handle use cases with high data > >>>>>> throughput but it is not necessary all the time and consume a lot of power. > >>>>>> Furthermore, the priority between masters can vary depending on the running > >>>>>> use case like video playback or CPU intensive tasks. > >>>>>> > >>>>>> Having an API to control the requirement of the system in terms of bandwidth > >>>>>> and QoS, so we can adapt the interconnect configuration to match those by > >>>>>> scaling the frequencies, setting link priority and tuning QoS parameters. > >>>>>> This configuration can be a static, one-time operation done at boot for some > >>>>>> platforms or a dynamic set of operations that happen at run-time. > >>>>>> > >>>>>> This patchset introduce a new API to get the requirement and configure the > >>>>>> interconnect buses across the entire chipset to fit with the current demand. > >>>>>> The API is NOT for changing the performance of the endpoint devices, but only > >>>>>> the interconnect path in between them. > >>>>> > >>>>> For what it's worth, we are ready to land this in Chrome OS. I think > >>>>> this series has been very well discussed and reviewed, hasn't changed > >>>>> much in the last few spins, and is in good enough shape to use as a > >>>>> base for future patches. Georgi's also done a great job reaching out > >>>>> to other SoC vendors, and there appears to be enough consensus that > >>>>> this framework will be usable by more than just Qualcomm. There are > >>>>> also several drivers out on the list trying to add patches to use this > >>>>> framework, with more to come, so it made sense (to us) to get this > >>>>> base framework nailed down. In my experiments this is an important > >>>>> piece of the overall power management story, especially on systems > >>>>> that are mostly idle. > >>>>> > >>>>> I'll continue to track changes to this series and we will ultimately > >>>>> reconcile with whatever happens upstream, but I thought it was worth > >>>>> sending this note to express our "thumbs up" towards this framework. > >>>> > >>>> Looks like a v11 will be forthcoming, so I'll wait for that one to apply > >>>> it to the tree if all looks good. > >>> > >>> I'm honestly not sure if it is ready yet. > >>> > >>> New versions are coming on and on, which may make such an impression, > >>> but we had some discussion on it at the LPC and some serious questions > >>> were asked during it, for instance regarding the DT binding introduced > >>> here. I'm not sure how this particular issue has been addressed here, > >>> for example. > >> > >> There have been no changes in bindings since v4 (other than squashing > >> consumer and provider bindings into a single patch and fixing typos). > >> > >> The last DT comment was on v9 [1] where Rob wanted confirmation from > >> other SoC vendors that this works for them too. And now we have that > >> confirmation and there are patches posted on the list [2]. > > > > OK > > > >> The second thing (also discussed at LPC) was about possible cases where > >> some consumer drivers can't calculate how much bandwidth they actually > >> need and how to address that. The proposal was to extend the OPP > >> bindings with one more property, but this is not part of this patchset. > >> It is a future step that needs more discussion on the mailing list. If a > >> driver really needs some bandwidth data now, it should be put into the > >> driver and not in DT. After we have enough consumers, we can discuss > >> again if it makes sense to extract something into DT or not. > > > > That's fine by me. > > > > Admittedly, I have some reservations regarding the extent to which > > this approach will turn out to be useful in practice, but I guess as > > long as there is enough traction, the best way to find out it to try > > and see. :-) > > > > From now on I will assume that this series is going to be applied by Greg. > > That was the initial idea, but the problem is that there is a recent > change in the cmd_db API (needed by the sdm845 provider driver), which > is going through arm-soc/qcom/drivers. So either Greg pulls also the > qcom-drivers-for-4.21 tag from Andy or the whole series goes via Olof > and Arnd. Maybe there are other options. I don't have any preference and > don't want to put extra burden on any maintainers, so i am ok with what > they prefer. Let me take the time later this week to review the code, which I haven't done in a while... thanks, greg k-h