Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp593097imu; Thu, 13 Dec 2018 00:42:17 -0800 (PST) X-Google-Smtp-Source: AFSGD/X3EE8HXOnH3UbksNrUuhdNn3LfXmkUXUt9ufy3STKP/LOwDaog+9fcDFiGQnQW4cgKf+LN X-Received: by 2002:a63:2141:: with SMTP id s1mr21269540pgm.148.1544690537508; Thu, 13 Dec 2018 00:42:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544690537; cv=none; d=google.com; s=arc-20160816; b=tuYyVYSR1URyr7RVs2ksex0+s63a0g2x159XH6ksBn2Rgq4O/ck3OLZNWxljrUwKqd rktW/Z369CGrp17ezSBJ867MbvsStXc5fWTlrbxNQRfssCs3Bl3ES+1rdkg3XWDGd7IK wRbNxEbGeDq4eH9YigTqHq+hcxSzx0dWPR2TbDLC4MIGvBYMvM0WdJCE+Jt9RSZFD845 NCWR+Vq4nNKymqgXJdqEcGIIFgaF7YlJm/6pCxb9jO3ZAYlZ/HPKUcDw4JsoROR6i7+E r7o7qMe3ag32VrUIGGjy3IzkXheSG7UK4yvMtc6tYc1rZcLux6I31QVwbWaMKev8d5vz 8HWg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=xH85ibYgbRxluucaXCKH/QIf7F6ep8+qOuXkDXlqjkk=; b=aV4QQCej4gHIBwF/uePxbMqJKLbWE3VwFU3OwZsu2sq146jLUH3E32AFfwY8pK7EXh qcpCQFJ2MlaKw0P9xxiEYnH+cayJOeh1cvBHJbkw9lXASAd699rkZSdh7Mqfnw7C7PgA dJoSTHBXMo0uZSf+Wx0Rg+wsWanIHrFHgSnKL407de6hdg71glcjEqm63O8CSpozmTKA VcBa1h0llteWJFF3cVVsli/ZVAYqvRfM9SxkMT/vXig1YU6D/8eBwi2jXUFcbqfh6+2T ccpWhTR37ZWygeB6r2xl6+7/JA3ciiCxmEZQNCfO0GJQ/APnGujgSCL6AbO1GkEWm1f1 o08Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w11si1042473pgf.452.2018.12.13.00.42.02; Thu, 13 Dec 2018 00:42:17 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727757AbeLMIkE (ORCPT + 99 others); Thu, 13 Dec 2018 03:40:04 -0500 Received: from mail.bootlin.com ([62.4.15.54]:38670 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727481AbeLMIjQ (ORCPT ); Thu, 13 Dec 2018 03:39:16 -0500 Received: by mail.bootlin.com (Postfix, from userid 110) id C6BB020BE1; Thu, 13 Dec 2018 09:39:14 +0100 (CET) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.2 Received: from localhost.localdomain (unknown [91.224.148.103]) by mail.bootlin.com (Postfix) with ESMTPSA id D9517206FF; Thu, 13 Dec 2018 09:39:13 +0100 (CET) From: Miquel Raynal To: Gregory Clement , Jason Cooper , Andrew Lunn , Sebastian Hesselbarth , Kishon Vijay Abraham I Cc: , , linux-kernel@vger.kernel.org, Rob Herring , Mark Rutland , Thomas Petazzoni , Antoine Tenart , Maxime Chevallier , Nadav Haklai , Marcin Wojtas , Grzegorz Jaszczyk , Miquel Raynal Subject: [PATCH v4 4/7] dt-bindings: phy: mvebu-comphy: extend the file to describe a3700 bindings Date: Thu, 13 Dec 2018 09:39:05 +0100 Message-Id: <20181213083908.14180-5-miquel.raynal@bootlin.com> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181213083908.14180-1-miquel.raynal@bootlin.com> References: <20181213083908.14180-1-miquel.raynal@bootlin.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Current file describe COMPHY bindings for the IP available on the CP110 of Armada 7k/8k. Bindings are very close (and serve the same purpose) as the new Armada 3700 COMPHY driver so update this file to describe both. Also add an example of how to use this second compatible (same as for the ESPRESSObin). While doing so, enhance a bit the file by adding upper case where needed. Signed-off-by: Miquel Raynal Reviewed-by: Rob Herring --- .../bindings/phy/phy-mvebu-comphy.txt | 65 +++++++++++++++---- 1 file changed, 53 insertions(+), 12 deletions(-) diff --git a/Documentation/devicetree/bindings/phy/phy-mvebu-comphy.txt b/Documentation/devicetree/bindings/phy/phy-mvebu-comphy.txt index bfcf80341657..cf2cd86db267 100644 --- a/Documentation/devicetree/bindings/phy/phy-mvebu-comphy.txt +++ b/Documentation/devicetree/bindings/phy/phy-mvebu-comphy.txt @@ -1,16 +1,27 @@ -mvebu comphy driver -------------------- +MVEBU comphy drivers +-------------------- -A comphy controller can be found on Marvell Armada 7k/8k on the CP110. It -provides a number of shared PHYs used by various interfaces (network, sata, -usb, PCIe...). +COMPHY controllers can be found on the following Marvell MVEBU SoCs: +* Armada 7k/8k (on the CP110) +* Armada 3700 +It provides a number of shared PHYs used by various interfaces (network, SATA, +USB, PCIe...). Required properties: -- compatible: should be "marvell,comphy-cp110" -- reg: should contain the comphy register location and length. -- marvell,system-controller: should contain a phandle to the - system controller node. +- compatible: should be one of: + * "marvell,comphy-cp110" for Armada 7k/8k + * "marvell,comphy-a3700" for Armada 3700 +- reg: should contain the COMPHY register(s) location(s) and length(s). + * 1 entry for Armada 7k/8k + * 4 entries for Armada 3700 along with the corresponding reg-names + properties, memory areas are: + * Generic COMPHY registers + * Lane 1 (PCIe/GbE) + * Lane 0 (USB3/GbE) + * Lane 2 (SATA/USB3) +- marvell,system-controller: should contain a phandle to the system + controller node (only for Armada 7k/8k) - #address-cells: should be 1. - #size-cells: should be 0. @@ -18,11 +29,11 @@ A sub-node is required for each comphy lane provided by the comphy. Required properties (child nodes): -- reg: comphy lane number. -- #phy-cells : from the generic phy bindings, must be 1. Defines the +- reg: COMPHY lane number. +- #phy-cells : from the generic PHY bindings, must be 1. Defines the input port to use for a given comphy lane. -Example: +Examples: cpm_comphy: phy@120000 { compatible = "marvell,comphy-cp110"; @@ -41,3 +52,33 @@ Example: #phy-cells = <1>; }; }; + + comphy: phy@18300 { + compatible = "marvell,comphy-a3700"; + reg = <0x18300 0x300>, + <0x1F000 0x400>, + <0x5C000 0x400>, + <0xe0178 0x8>; + reg-names = "comphy", + "lane1_pcie_gbe", + "lane0_usb3_gbe", + "lane2_sata_usb3"; + #address-cells = <1>; + #size-cells = <0>; + + + comphy0: phy@0 { + reg = <0>; + #phy-cells = <1>; + }; + + comphy1: phy@1 { + reg = <1>; + #phy-cells = <1>; + }; + + comphy2: phy@2 { + reg = <2>; + #phy-cells = <1>; + }; + }; -- 2.19.1