Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp2143253imu; Fri, 14 Dec 2018 06:29:01 -0800 (PST) X-Google-Smtp-Source: AFSGD/USudkBL/fwJ6iVkizi8qUZ438/bLyK1/Kmkzx/q7t/yJ62JRM+xCDap076Zp3LOR8APR0T X-Received: by 2002:a63:9501:: with SMTP id p1mr2931135pgd.149.1544797741825; Fri, 14 Dec 2018 06:29:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544797741; cv=none; d=google.com; s=arc-20160816; b=XSE1cY/mKMjoFrWJmRIQrSeiVjEPDhTOXNosQUQUT4UJ3aTTqIe4hIi7SVKTohlTJu SEtpuv/OH+Z1CpxygIm+gZ1I/+z98Y3nL++mpF6pEmeF/hiF2awkf1p0BK0KNcGytf/S XkLi2hDaqVtV/OYLOxMfzDo7VlDDwZiCZjEWPo54Q8D29KezPqn8hrWhMtkboSk1jnDC 2fXJtgvUhaFEJkXI55S7Swx0jYV7K+a0nEcy2JvXBrOXWovlDoZwFLef+qdlmCNd4SoY usvz2Hnm87lQU6fScYf/8hqIRpqRLFStCdZ1ytTtPBvTJkqYg1tsHfP9vupRsZxC+qLZ zrNw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-transfer-encoding:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=7wqctH+yJ7P0DQLZHbSmjn1Ge7jN4YI/xTnVsRzfe1k=; b=QARi+uoTppph0y4execBZBKxlTjT17/RqjtuckOrBQYrB6uSo6514x5o3xS9rlYde4 XLw9VPxvOUOf9iz0lb+FY+WFwGFN+PsN0nHMNXazB3WwzIoXwE+O6loV7q78zXGMcd71 qAE/AIy5sTGOzFb5JVPE+yvhU+XFpoBm9UWM/y7i7l5MQnK24sbX6ZyPZYdlXpiFcBGx Ub1dCHxR2bqiVNMxot0Mr/Lq7DTCuEmbIhIpQyfvbShulKNI9nIK8pgiVlTbqrndtp9Q prre9B7ZnTvygNto5wMnmjpgQoVBHcvUSlwM2rN15JFpefA79P0pxUJJMUanR+S9IB9N isOg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h188si4451092pfg.44.2018.12.14.06.28.38; Fri, 14 Dec 2018 06:29:01 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730194AbeLNO0p (ORCPT + 99 others); Fri, 14 Dec 2018 09:26:45 -0500 Received: from metis.ext.pengutronix.de ([85.220.165.71]:49553 "EHLO metis.ext.pengutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729758AbeLNO0o (ORCPT ); Fri, 14 Dec 2018 09:26:44 -0500 Received: from ptx.hi.pengutronix.de ([2001:67c:670:100:1d::c0]) by metis.ext.pengutronix.de with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.89) (envelope-from ) id 1gXoQB-00047i-3n; Fri, 14 Dec 2018 15:26:31 +0100 Received: from ukl by ptx.hi.pengutronix.de with local (Exim 4.89) (envelope-from ) id 1gXoQ8-0005E4-4I; Fri, 14 Dec 2018 15:26:28 +0100 Date: Fri, 14 Dec 2018 15:26:28 +0100 From: Uwe =?iso-8859-1?Q?Kleine-K=F6nig?= To: Linus Walleij , "thierry.reding@gmail.com" Cc: Paul Cercueil , Rob Herring , Mark Rutland , Daniel Lezcano , Thomas Gleixner , Ralf Baechle , paul.burton@mips.com, James Hogan , Jonathan Corbet , Mathieu Malaterre , ezequiel@collabora.co.uk, prasannatsmkumar@gmail.com, linux-pwm@vger.kernel.org, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , "linux-kernel@vger.kernel.org" , LINUXWATCHDOG , linux-mips@vger.kernel.org, linux-doc@vger.kernel.org, linux-clk , od@zcrc.me Subject: Re: [PATCH v8 15/26] pwm: jz4740: Add support for the JZ4725B Message-ID: <20181214142628.zwi4hadrju53z6f3@pengutronix.de> References: <20181212220922.18759-1-paul@crapouillou.net> <20181212220922.18759-16-paul@crapouillou.net> <20181213092409.ml4wpnzow2nnszkd@pengutronix.de> <1544709795.18952.1@crapouillou.net> <20181213204219.onem3q6dcmakusl2@pengutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: User-Agent: NeoMutt/20170113 (1.7.2) X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::c0 X-SA-Exim-Mail-From: ukl@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello, On Fri, Dec 14, 2018 at 02:50:20PM +0100, Linus Walleij wrote: > On Thu, Dec 13, 2018 at 9:42 PM Uwe Kleine-K?nig > wrote: > > [Adding Linus Walleij to Cc:] > > On Thu, Dec 13, 2018 at 03:03:15PM +0100, Paul Cercueil wrote: > > > Le jeu. 13 d?c. 2018 ? 10:24, Uwe Kleine-K?nig > > > a ?crit : > > > > On Wed, Dec 12, 2018 at 11:09:10PM +0100, Paul Cercueil wrote: > > > > > The PWM in the JZ4725B works the same as in the JZ4740, except that > > > > > it > > > > > only has 6 channels available instead of 8. > > > > > > > > this driver is probed only from device tree? If yes, it might be > > > > sensible to specify the number of PWMs there and get it from there. > > > > There doesn't seem to be a generic binding for that, but there are > > > > several drivers that could benefit from it. (This is a bigger project > > > > though and shouldn't stop your patch. Still more as it already got > > > > Thierry's ack.) > > > > > > I think there needs to be a proper guideline, as there doesn't seem to be > > > a consensus about this. I learned from emails with Rob and Linus (Walleij) > > > that I should not have in devicetree what I can deduce from the compatible > > > string. > > > > I understood them a bit differently. It is ok to deduce things from the > > compatible string. But if you define a generic property (say) "num-pwms" > > that is used uniformly in most bindings this is ok, too. (And then the > > two different devices could use the same compatible.) > > > > An upside of the generic "num-pwms" property is that the pwm core could > > sanity check pwm phandles before passing them to the hardware drivers. > > I don't know if this helps, but in GPIO we have "ngpios" which is > used to augment an existing block as to the number of lines actually > used with it. > > The typical case is that an ASIC engineer synthesize a block for > 32 GPIOs but only 12 of them are routed to external pads. So > we augment the behaviour of that driver to only use 12 of the > 32 lines. > > I guess using the remaining 20 lines "works" in a sense but they > have no practical use and will just bias electrons in the silicon > for no use. This looks very similar to the case under discussion. > So if the PWM case is something similar, then by all means add > num-pwms. .. or "npwms" to use the same nomenclature as the gpio binding? Best regards Uwe -- Pengutronix e.K. | Uwe Kleine-K?nig | Industrial Linux Solutions | http://www.pengutronix.de/ |