Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp2154042imu; Fri, 14 Dec 2018 06:38:24 -0800 (PST) X-Google-Smtp-Source: AFSGD/XxBtFyr5yFBOYBVNghbco6SicQbY+L86I+3SFNFdu/WTD5/6bBvKnMR6UQq7kO/cKXz9sG X-Received: by 2002:aa7:8354:: with SMTP id z20mr3027107pfm.81.1544798304780; Fri, 14 Dec 2018 06:38:24 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544798304; cv=none; d=google.com; s=arc-20160816; b=E8mFVspxlAcqTKp0zb7wpgZKiM/HzF+faXfrhmnAO3LjjjdTZSFDJ13kgktrGNK5gt U98licPaHup54iMyNyX9UoeBzkidbl5+uIYaPjBeTv2uqFkp3HLdY9dBPe7PFYBb9jHA +d1m3L4Ge/Pf5azSnQiAbWsm8zsjjD3Cw8QSdzMTon3JeqcZp3GmDHZWdCzKHWvhbraE niCLRW4+K/SarENahm+Jqam6tbI5D6Gbq5Tz7ChOGxtOuTAnENh7jSZ9aUWLsXrDtQTU zDxCI7bEW5GYz9sKhaw5o7hfm2AXljT2zsBQPB/CDezsozApqc9lng2uWCohmjjGXKro h1nw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :content-language:accept-language:in-reply-to:references:message-id :date:thread-index:thread-topic:subject:cc:to:from; bh=h683i2U9w+waaF64eKAQDjQ6rMXVlCI0kcGSPxtZ0lk=; b=TSiXV/ebiknSrwDyyI/wTkD8YtxcZJpzBVnL2jYXHfEFAEfPWP8ZVDAIbRyuv1r04e eIY/XYvjHD6MstJSIvLtOdMYuhRUGgnwgM/CMTv1Wl03CG1k9lPxxaw3Jw4UA6IRAhEX dzHaC4kZrOpSX8/2TvWKT2YYjdLwjwCgJ/6NfNOEIWYRR60H/xZtfqZyUUwH2vTSQAhf MaKmv0hTO4cwC5KWjLUPHkDWZkHhpNXnL6jdvjWCoyZgIhM9/2j/CquD3J6AoB7yzZ8z Yk1o1Jkv0fBcW5eT4aT18cutarcFSGqDU75RGL3mrZyD7yUW9SiORsQRqKGcYo3uml0U hu5A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a9si4019737pff.126.2018.12.14.06.38.04; Fri, 14 Dec 2018 06:38:24 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729801AbeLNOfE convert rfc822-to-8bit (ORCPT + 99 others); Fri, 14 Dec 2018 09:35:04 -0500 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:56764 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1730039AbeLNOeo (ORCPT ); Fri, 14 Dec 2018 09:34:44 -0500 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id wBEEXEM8026266; Fri, 14 Dec 2018 15:34:22 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2p83ydv0pf-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Fri, 14 Dec 2018 15:34:22 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 36FBD34; Fri, 14 Dec 2018 14:34:22 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag6node2.st.com [10.75.127.17]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 194BD52EC; Fri, 14 Dec 2018 14:34:22 +0000 (GMT) Received: from SFHDAG6NODE2.st.com (10.75.127.17) by SFHDAG6NODE2.st.com (10.75.127.17) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 14 Dec 2018 15:34:21 +0100 Received: from SFHDAG6NODE2.st.com ([fe80::a56f:c186:bab7:13d6]) by SFHDAG6NODE2.st.com ([fe80::a56f:c186:bab7:13d6%20]) with mapi id 15.00.1347.000; Fri, 14 Dec 2018 15:34:21 +0100 From: Pascal PAILLET-LME To: "broonie@kernel.org" , "lgirdwood@gmail.com" CC: Alexandre TORGUE , "mcoquelin.stm32@gmail.com" , Pascal PAILLET-LME , "linux-arm-kernel@lists.infradead.org" , "linux-kernel@vger.kernel.org" Subject: [PATCH v8 1/6] dt-bindings: mfd: document stpmic1 Thread-Topic: [PATCH v8 1/6] dt-bindings: mfd: document stpmic1 Thread-Index: AQHUk7oa3egoGj+bnkaRLfXgE0IyKA== Date: Fri, 14 Dec 2018 14:34:21 +0000 Message-ID: <1544798057-1499-2-git-send-email-p.paillet@st.com> References: <1544798057-1499-1-git-send-email-p.paillet@st.com> In-Reply-To: <1544798057-1499-1-git-send-email-p.paillet@st.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ms-exchange-messagesentrepresentingtype: 1 x-ms-exchange-transport-fromentityheader: Hosted x-originating-ip: [10.75.127.46] Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: 8BIT MIME-Version: 1.0 X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-12-14_07:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org STPMIC1 is a PMIC from STMicroelectronics. The STPMIC1 integrates 10 regulators, 3 power switches, a watchdog and an input for a power on key. Signed-off-by: Pascal Paillet Reviewed-by: Rob Herring Acked-for-MFD-by: Lee Jones --- changes in v8: nothing .../devicetree/bindings/mfd/st,stpmic1.txt | 61 ++++++++++++++++++++++ include/dt-bindings/mfd/st,stpmic1.h | 50 ++++++++++++++++++ 2 files changed, 111 insertions(+) create mode 100644 Documentation/devicetree/bindings/mfd/st,stpmic1.txt create mode 100644 include/dt-bindings/mfd/st,stpmic1.h diff --git a/Documentation/devicetree/bindings/mfd/st,stpmic1.txt b/Documentation/devicetree/bindings/mfd/st,stpmic1.txt new file mode 100644 index 0000000..afd45c0 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/st,stpmic1.txt @@ -0,0 +1,61 @@ +* STMicroelectronics STPMIC1 Power Management IC + +Required properties: +- compatible: : "st,stpmic1" +- reg: : The I2C slave address for the STPMIC1 chip. +- interrupts: : The interrupt line the device is connected to. +- #interrupt-cells: : Should be 1. +- interrupt-controller: : Marks the device node as an interrupt controller. + Interrupt numbers are defined at + dt-bindings/mfd/st,stpmic1.h. + +STPMIC1 consists in a varied group of sub-devices. +Each sub-device binding is be described in own documentation file. + +Device Description +------ ------------ +st,stpmic1-onkey : Power on key, see ../input/st,stpmic1-onkey.txt +st,stpmic1-regulators : Regulators, see ../regulator/st,stpmic1-regulator.txt +st,stpmic1-wdt : Watchdog, see ../watchdog/st,stpmic1-wdt.txt + +Example: + +#include + +pmic: pmic@33 { + compatible = "st,stpmic1"; + reg = <0x33>; + interrupt-parent = <&gpioa>; + interrupts = <0 2>; + + interrupt-controller; + #interrupt-cells = <2>; + + onkey { + compatible = "st,stpmic1-onkey"; + interrupts = ,; + interrupt-names = "onkey-falling", "onkey-rising"; + power-off-time-sec = <10>; + }; + + watchdog { + compatible = "st,stpmic1-wdt"; + }; + + regulators { + compatible = "st,stpmic1-regulators"; + + vdd_core: buck1 { + regulator-name = "vdd_core"; + regulator-boot-on; + regulator-min-microvolt = <700000>; + regulator-max-microvolt = <1200000>; + }; + vdd: buck3 { + regulator-name = "vdd"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-pull-down; + }; + }; diff --git a/include/dt-bindings/mfd/st,stpmic1.h b/include/dt-bindings/mfd/st,stpmic1.h new file mode 100644 index 0000000..321cd087 --- /dev/null +++ b/include/dt-bindings/mfd/st,stpmic1.h @@ -0,0 +1,50 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (C) STMicroelectronics 2018 - All Rights Reserved + * Author: Philippe Peurichard , + * Pascal Paillet for STMicroelectronics. + */ + +#ifndef __DT_BINDINGS_STPMIC1_H__ +#define __DT_BINDINGS_STPMIC1_H__ + +/* IRQ definitions */ +#define IT_PONKEY_F 0 +#define IT_PONKEY_R 1 +#define IT_WAKEUP_F 2 +#define IT_WAKEUP_R 3 +#define IT_VBUS_OTG_F 4 +#define IT_VBUS_OTG_R 5 +#define IT_SWOUT_F 6 +#define IT_SWOUT_R 7 + +#define IT_CURLIM_BUCK1 8 +#define IT_CURLIM_BUCK2 9 +#define IT_CURLIM_BUCK3 10 +#define IT_CURLIM_BUCK4 11 +#define IT_OCP_OTG 12 +#define IT_OCP_SWOUT 13 +#define IT_OCP_BOOST 14 +#define IT_OVP_BOOST 15 + +#define IT_CURLIM_LDO1 16 +#define IT_CURLIM_LDO2 17 +#define IT_CURLIM_LDO3 18 +#define IT_CURLIM_LDO4 19 +#define IT_CURLIM_LDO5 20 +#define IT_CURLIM_LDO6 21 +#define IT_SHORT_SWOTG 22 +#define IT_SHORT_SWOUT 23 + +#define IT_TWARN_F 24 +#define IT_TWARN_R 25 +#define IT_VINLOW_F 26 +#define IT_VINLOW_R 27 +#define IT_SWIN_F 30 +#define IT_SWIN_R 31 + +/* BUCK MODES definitions */ +#define STPMIC1_BUCK_MODE_NORMAL 0 +#define STPMIC1_BUCK_MODE_LP 2 + +#endif /* __DT_BINDINGS_STPMIC1_H__ */ -- 1.9.1