Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp40515imu; Fri, 14 Dec 2018 14:03:00 -0800 (PST) X-Google-Smtp-Source: AFSGD/W1YCIS64MBbd4yo8nk3VlmX9hqJxIzpdSLywfml6hU3OdLYc4nkEaCD/TwEiaeOvq/UMJU X-Received: by 2002:a63:be4d:: with SMTP id g13mr4249657pgo.378.1544824980245; Fri, 14 Dec 2018 14:03:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1544824980; cv=none; d=google.com; s=arc-20160816; b=XI/QKMp7dPuprtiWMSljFYcDjK822fxg3TzsRqUBoxs3V2HQlOJdiY8w6tlCwOGg+4 2/dnfz/u2gWOS1nCcfPm0owcseHCcvuU+O46NuR/MHIsc68tfp2gJuv/mWF8+Xe+mXIg V9sjv0SsgX/ZcKRw2xUwDcbbjXNHaDUAB5TNilLzcoqjy3h990mEpM9vh3vBUVOdpkdK 3FyxDk+V1I9/NXejnAsw6CMRojZJZ4dwMFD5isHQZLDrxQqRhTlD6Q1EL6kQjESmjlu7 hst/Zstm3X4pGxs05cieXV07vDLEhpSFVYz464uwoVK7o2m31pxzdn2ozEjDi+Hwv8D2 Cagg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:date:cc:user-agent:from:message-id :references:to:subject:in-reply-to:content-transfer-encoding :mime-version:dkim-signature; bh=hJ9oA+Xb3Y24SLrB8Q7AD0wh1ZV9YyqxsiTAT/djpmA=; b=etA9RRqJLxfiUTwwTVSkZ0HbuGPemfkiCrenqau8Z1pFbx+k2XlUGaq0ap9rcbH6aQ ZDnbVbiuglM3zDQxZoczHzpU8Y1uABIh+QzK+oO0oURvzTico71KyygMTPgszi1A0o7S FIATyk+AA0EYlx5g63VgjFzowVSTB7QJBL+zhwyxjEwECSbF1QFTtYUmib/FI+muDAd3 qGqeujy6sqANq1Uve1UoMaafPD++S7LbYOMwEl9ATRSVQ1PM35d+YcHHE1gDSF+0dH3Z 8M2UzanH2904bRfb02/tURmJ2A8vDiExEQ+g+tHYngc2dlwkMV6o0vapu/9s5VyLOYxB u2+w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=KhyL0c5R; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a13si5465701pfd.3.2018.12.14.14.02.44; Fri, 14 Dec 2018 14:03:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=KhyL0c5R; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731190AbeLNWBY (ORCPT + 99 others); Fri, 14 Dec 2018 17:01:24 -0500 Received: from mail.kernel.org ([198.145.29.99]:53314 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730878AbeLNWBY (ORCPT ); Fri, 14 Dec 2018 17:01:24 -0500 Received: from localhost (unknown [104.132.0.74]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 53DF22080F; Fri, 14 Dec 2018 22:01:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1544824884; bh=hJ9oA+Xb3Y24SLrB8Q7AD0wh1ZV9YyqxsiTAT/djpmA=; h=In-Reply-To:Subject:To:References:From:Cc:Date:From; b=KhyL0c5RyM7kl4V1QTev8ESQ+TB0qGQdzEVyFCLPAfRmvWtkrICQRjIfF9pw9QPsn Z0D7Llvl3cZfhwWz20LV35PWomK/eh38M7L3cUX/ZCgSWckp9CxyKu0fFLJqR96l52 IH8+NYg33UJ4IUmhWFgzmd4JBPh6IVagiH02nq0s= Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable In-Reply-To: <20181210073240.32278-14-weiyi.lu@mediatek.com> Subject: Re: [PATCH v3 12/12] clk: mediatek: Allow changing PLL rate when it is off To: Matthias Brugger , Nicolas Boichat , Rob Herring , Stephen Boyd , Weiyi Lu References: <20181210073240.32278-1-weiyi.lu@mediatek.com> <20181210073240.32278-14-weiyi.lu@mediatek.com> Message-ID: <154482488309.19322.1300826887966936368@swboyd.mtv.corp.google.com> From: Stephen Boyd User-Agent: alot/0.8 Cc: James Liao , Fan Chen , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-clk@vger.kernel.org, srv_heupstream@mediatek.com, stable@vger.kernel.org, Weiyi Lu Date: Fri, 14 Dec 2018 14:01:23 -0800 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Weiyi Lu (2018-12-09 23:32:40) > From: James Liao >=20 > Some modules may need to change its clock rate before turn on it. > So changing PLL's rate when it is off should be allowed. > This patch removes PLL enabled check before set rate, so that > PLLs can set new frequency even if they are off. >=20 > On MT8173 for example, ARMPLL's enable bit can be controlled by > other HW. That means ARMPLL may be turned on even if we (CPU / SW) > set ARMPLL's enable bit as 0. In this case, SW may want and can > still change ARMPLL's rate by changing its pcw and postdiv settings. > But without this patch, new pcw setting will not be applied because > its enable bit is 0. >=20 > (am from https://patchwork.kernel.org/patch/9411983/) Remove this. >=20 > Signed-off-by: James Liao > Acked-by: Michael Turquette > Signed-off-by: Weiyi Lu