Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp2907172imu; Mon, 17 Dec 2018 09:43:33 -0800 (PST) X-Google-Smtp-Source: AFSGD/UWhgL8/+xFHiNyo9J2fs/+9w4cLUnFpPCqwHlsuVw2j27HZ2g8KHJnkhOm84czg70mPpTe X-Received: by 2002:a62:e201:: with SMTP id a1mr13308768pfi.75.1545068613114; Mon, 17 Dec 2018 09:43:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545068613; cv=none; d=google.com; s=arc-20160816; b=yeJeztmo9KNR+6TOh8i2qjrYddNEpfE55uZBbjbsKqUAtgaAvp4BD8r/2lQ+jtjtXM cmw9navgA5e5VVpjwwhVU57NYGNRrc1JG4lwEQlRmrYqIPuGXT90YE66JBLLrSt55o4K krlRmVyEcYTYEvLY4gI5TPVKz95Y0uaqazW4CwU6tuaZTaN/OWKWMTFO7X00AGwfm1o9 pw1wsWx3XPKEtZbJDAfSMZuzOPbm2cTaPUQc9c/vaDfIuWAm1DLLDsS3gQDWuuJWqQu1 2CTaA/Kj86x+PgrM3M/FCh+A1/2ZqIa2N4b+jMvDvUZ75F+kMlA+bCJUXW4rRKxlgcZL +kVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=YOTXDRZcHmnLiSeNSqWUFgJy6/kfRnjIHFC3u3ny618=; b=L9MeAjFHJUXs3fpwcpmnIiddknSaM0RPJzdFo/baGKR0fTgjJ+CyoVfDj8MK+mo0Ci Swpq/hFpo755zmsw8zhtB9CIQHIqYTkaUzn9+C1PFKs+7nuZYn19edqW6jkYzEe98t/W 000jsNlY5IEK8xyk8VvKOG4yxoaAf0eqEXeIfjnvb5ViM/AKJ65IPWBRQB9a78tdcs8R I2UwUVZULkehXGci49GyZlBGkDViI25ChjKtZ8M+31AMhpWD5bN2TF2CkafoyTu2ISjG ipxJfHmoW/YPqG8L6//nnG5BY5kQFWJgmdH1CNuItIyNfz/hlPm8YOa1upnWKRBW7n9J AJqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=Hepqszla; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g22si13253975pfj.222.2018.12.17.09.43.15; Mon, 17 Dec 2018 09:43:33 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=Hepqszla; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732765AbeLQOct (ORCPT + 99 others); Mon, 17 Dec 2018 09:32:49 -0500 Received: from mail.kernel.org ([198.145.29.99]:55046 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726738AbeLQOct (ORCPT ); Mon, 17 Dec 2018 09:32:49 -0500 Received: from localhost (173-25-171-118.client.mchsi.com [173.25.171.118]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 496AB206A2; Mon, 17 Dec 2018 14:32:48 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1545057168; bh=U3lJ6BneydpJBppucBLQPbsaaT46S5fpMxrOi3dnS5s=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=HepqszlaEMP64Nm+rnoLqwCkW2ORzS6Xlvc0jzE4+Q7WsoJ/TSzwUPvf6Z8lX9VCe 0VAlGGVDGi+1KOZMBATBDoGm/VvvdkwE6IMazCj3sohexQHJ6w0kcLtikJmJN/mTX5 XQg9bkFDLLNK/9QdtAq3ZZcTC5x9lURBuXw0vELg= Date: Mon, 17 Dec 2018 08:32:47 -0600 From: Bjorn Helgaas To: Jianjun Wang Cc: ryder.lee@mediatek.com, robh+dt@kernel.org, lorenzo.pieralisi@arm.com, matthias.bgg@gmail.com, linux-pci@vger.kernel.org, mark.rutland@arm.com, devicetree@vger.kernel.org, youlin.pei@mediatek.com, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, honghui.zhang@mediatek.com, linux-arm-kernel@lists.infradead.org Subject: Re: [PATCH 2/2] PCI: mediatek: Add controller support for MT7629 Message-ID: <20181217143247.GK20725@google.com> References: <1544058553-10936-1-git-send-email-jianjun.wang@mediatek.com> <1544058553-10936-3-git-send-email-jianjun.wang@mediatek.com> <20181213145517.GB4701@google.com> <1545034779.8528.8.camel@mhfsdcap03> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1545034779.8528.8.camel@mhfsdcap03> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Dec 17, 2018 at 04:19:39PM +0800, Jianjun Wang wrote: > On Thu, 2018-12-13 at 08:55 -0600, Bjorn Helgaas wrote: > > On Thu, Dec 06, 2018 at 09:09:13AM +0800, Jianjun Wang wrote: > > > The read value of BAR0 is 0xffff_ffff, it's size will be calculated as 4GB > > > in arm64 but bogus alignment values at arm32, the pcie device and devices > > > behind this bridge will not be enabled. Fix it's BAR0 resource size to > > > guarantee the pcie devices will be enabled correctly. > > > > So this is a hardware erratum? Per spec, a memory BAR has bit 0 hardwired > > to 0, and an IO BAR has bit 1 hardwired to 0. > > Yes, it only works properly on 64bit platform. I don't understand. BARs are supposed to work the same regardless of whether it's a 32- or 64-bit platform. If this is a workaround for a hardware defect, please just say that explicitly. Bjorn