Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp4472838imu; Tue, 18 Dec 2018 15:51:05 -0800 (PST) X-Google-Smtp-Source: AFSGD/Vq2XzR6wvIxlpI2HJ6dzSwfaJ3hPvBczu4fDPRgNpXbWNMCstftWXNrvvWBhBB4aClllp5 X-Received: by 2002:a63:cd11:: with SMTP id i17mr17648008pgg.345.1545177065116; Tue, 18 Dec 2018 15:51:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545177065; cv=none; d=google.com; s=arc-20160816; b=NAzv5ZjsbXL7wqH59usHjzFP+Y6mpfMw2iD0xrv8N4lIADCxM7+D/GqIzbNmX8IQao ULViRugY77HIvlQ+HGQIxTQd4XykQy6a3Ha5ABQaFmD0hkD3bPJNCd2Mf0tgRFEtyebg nIv2S1qaSPCvUVU2iGZtXcfurJVzr2Ab8KT00ConOlt9qD9nIgpKUaC9g4sxdOEgsM0f kzfZsAoFxQzXYwtRDiHDNBFdnawrNG2eIVQLdWgE1ye/Pdc+kegDPCLhBlnCqfbezVZu O/eeIEQb61RyERq8MppuwBrm9t9EiWPpuL6wgB2nI1TwrcEOl0pI34bEUVrlfxPhkT6+ TukA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=cLrXvpwXx0xhZkEqyPxojKM3UvjM+UIe6TrODra/GkQ=; b=IQbz1gORAkM5ouIlJkvzSQeoklmGrV56iQjz3Y9RbMrI8wr0KYlqxizdzAap51ffWF LARjKfkbCYkivfd5AL7S9+kfXX4J91E00HQ73YvZj7ios390DoXpeDN/Au8GDH38RKu8 q5+X+HV60xcM2VMoDjWC1kC2NQBdTPRk/SvAyx5Wf3cCOFRWQz3uwBeFJoz+ImB96V4e tFERJnyg/1FBm7CtC1XMUT8ZVWWLOrSjruKuLx9eU5R3dBZEuMgWGCYW9DpB/rUNx+bk nMfThHLfmcNQVErdze28swHE7dxtWLsFpvOJp1JDAs7kSutddR33+EXuVrEDRtDhdrx5 T6Rg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d8si14042180pgl.386.2018.12.18.15.50.49; Tue, 18 Dec 2018 15:51:05 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727969AbeLRXXQ (ORCPT + 99 others); Tue, 18 Dec 2018 18:23:16 -0500 Received: from mga03.intel.com ([134.134.136.65]:65385 "EHLO mga03.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726658AbeLRXXP (ORCPT ); Tue, 18 Dec 2018 18:23:15 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga001.jf.intel.com ([10.7.209.18]) by orsmga103.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 18 Dec 2018 15:23:15 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.56,370,1539673200"; d="scan'208";a="119922125" Received: from cli6-desk1.ccr.corp.intel.com (HELO [10.239.161.118]) ([10.239.161.118]) by orsmga001.jf.intel.com with ESMTP; 18 Dec 2018 15:23:13 -0800 Subject: Re: [PATCH v6 1/3] x86/fpu: track AVX-512 usage of tasks To: Dave Hansen , Thomas Gleixner Cc: Aubrey Li , mingo@redhat.com, peterz@infradead.org, hpa@zytor.com, ak@linux.intel.com, tim.c.chen@linux.intel.com, arjan@linux.intel.com, linux-kernel@vger.kernel.org References: <20181218042218.8653-1-aubrey.li@intel.com> <62997df2-0817-b54d-b11e-00a567f1d67c@linux.intel.com> From: "Li, Aubrey" Message-ID: <5c3b1ca3-d720-1493-d3d5-463869931f46@linux.intel.com> Date: Wed, 19 Dec 2018 07:23:12 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:52.0) Gecko/20100101 Thunderbird/52.1.1 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2018/12/19 1:14, Dave Hansen wrote: > On 12/18/18 7:32 AM, Thomas Gleixner wrote: >> What exactly prevents a 32bit kernel from having the AVX512 feature bit >> set? And if it cannot be set on 32bit, then why are you compiling that code >> in at all? > > There are three different AVX-512 states (and three bits) which Aubrey's > patch checks. All three have different rules. Here's a summary along > with some relevant SDM quotes from Vol1-13.6. > > Opmask state: All opmask registers can be set in 32-bit mode. > ZMM_Hi256 state: "An execution of XRSTOR or XRSTORS outside 64-bit mode > does not update ZMM8_H–ZMM15_H." This implies that > ZMM0_H-ZMM7_H *are* updated in 32-bit mode. > Hi16_ZMM state: "Outside 64-bit mode, Hi16_ZMM state is always in its > initial configuration." > > All of Hi16_ZMM and *part* of ZMM_Hi256 can not be practically used in > 32-bit mode. But, even using part of ZMM_Hi256 means the xfeature bit > will be set. > > So, 2/3 of the features can be used in 32-bit mode. Nothing that I can > find _prevents_ those features from being used in 32-bit mode. > > Aubrey, do you have information to the contrary? > Thanks Dave for the summary, similar info I have from SDM, so yes, 32bit kernel can have xfeature bits set.