Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp5216731imu; Wed, 19 Dec 2018 07:30:32 -0800 (PST) X-Google-Smtp-Source: AFSGD/WxwIsT7a65rGAw3pauLZbtD3pR3IOKscmBWGEE23wQVRpAFN1Fr76/Mh/WBRdzfZTydP5I X-Received: by 2002:a62:59c9:: with SMTP id k70mr20736178pfj.243.1545233432719; Wed, 19 Dec 2018 07:30:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545233432; cv=none; d=google.com; s=arc-20160816; b=WlEdz+jDp5RD7hTJ2BpvVXC2SUntNR9OZto6PbGSNxDm3dlAm+0s8PimrFiUzOgOyx MiGNjxtwMr0Q5wwb2NvP48JsV1u1ILhEHKf6Ya427KLb7XZnX9tPsHsnJXNLDsbMgu1o Agtxp8E+8lK2RNx2Wlzk1wyfiYUwoLcj6I8d6bOFrlpdfsKERDXoSX2xEPZsKxzm7ojA 04sV6tLHw0T+pAnOTfj3sIDTeem2iJwqYl1b7mylMgH2xD1w55Tt5luBPlQ9Z/pex+JH 07MvSnHrstdCR3MdhIiIjermoNIgOKUNj2NnI4tlZh+/gDGV7djmuqLtOk1OO6UNn7cP V2IA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:dkim-signature; bh=ntB2uFsyMBHZPCpgx4HnKiiswphQJGAQnVKIDyF6dCA=; b=pBfi0jbRVydzVaxM9St1eHBcsyWIQTWRW+cqcs1PCsOoKwCxxq3kNRQ+Aj/Fgg7CDy xZfXqBSJKmdWpWCG7hwiw0WCW39B5/GfHR+H+7ESyx7Zr07jIxs1ckqzvdPKYoxLXHx3 1wZHKIIZhmzcqux2Zz3Y7ngZBJHsuHwJlQ/SlixC1R8sVh4yJHRxaXb7IVnodcwLUzDv YrZlh4ozvaaqMDSXPOrPO7zEPwNYFY6Bh+lj9NeElbljXFX1EpWPif5rd6O7ZJGDUhd6 Z6Aw6PXHFNQX7KqEB3r6ZWEWlpGDh1wiEAP6+HcTzDPrYIaNUPsxmZiGCmh8DUPg/lnt oTiQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=g0Fi3ZKS; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u72si15666509pgc.360.2018.12.19.07.30.15; Wed, 19 Dec 2018 07:30:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=g0Fi3ZKS; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729762AbeLSMmv (ORCPT + 99 others); Wed, 19 Dec 2018 07:42:51 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:54708 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729725AbeLSMms (ORCPT ); Wed, 19 Dec 2018 07:42:48 -0500 Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id wBJCgRoW098469; Wed, 19 Dec 2018 06:42:27 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1545223347; bh=ntB2uFsyMBHZPCpgx4HnKiiswphQJGAQnVKIDyF6dCA=; h=From:To:CC:Subject:Date; b=g0Fi3ZKSbg9hTomM+QU0puxk7uTq2SHgltNo+iXMWbgmkZmDOfebDtBb3N8gBqCSO e3JqiQ/pjGvxXR6yenXjxlGFxOFZmtfHsW5tYkTxrJQh2YljuJawhoSVivINH5lchF fKw6e+fYt1sH2tnM4budtB6zURWE+Gcp5CWYLN0Q= Received: from DFLE102.ent.ti.com (dfle102.ent.ti.com [10.64.6.23]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id wBJCgReL051505 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 19 Dec 2018 06:42:27 -0600 Received: from DFLE110.ent.ti.com (10.64.6.31) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1591.10; Wed, 19 Dec 2018 06:42:27 -0600 Received: from dlep32.itg.ti.com (157.170.170.100) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1591.10 via Frontend Transport; Wed, 19 Dec 2018 06:42:27 -0600 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id wBJCgNZj003940; Wed, 19 Dec 2018 06:42:24 -0600 From: Kishon Vijay Abraham I To: Murali Karicheri , Lorenzo Pieralisi , Gustavo Pimentel , Marc Zyngier CC: Bjorn Helgaas , Jingoo Han , , , , Subject: [PATCH 00/10] PCI: DWC/Keystone: MSI configuration cleanup Date: Wed, 19 Dec 2018 18:11:57 +0530 Message-ID: <20181219124207.13479-1-kishon@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series tries to address the comments discussed in [1] w.r.t removing Keystone specific callbacks defined in dw_pcie_host_ops. This series also tries to cleanup the Keystone interrupt handling part. This series is created on top of git://git.kernel.org/pub/scm/linux/kernel/git/lpieralisi/pci.git pci/dwc-msi Tested on K2G (had to use out of tree SERDES patches). Also tested on dra7xx to make sure there are no regressions. [1] -> https://patchwork.kernel.org/patch/10681587/ Kishon Vijay Abraham I (10): PCI: keystone: Cleanup interrupt related macros PCI: keystone: Use "dummy_irq_chip" instead of new irqchip for legacy interrupt handling PCI: keystone: Modify legacy_irq_handler to check the IRQ_STATUS of INTA/B/C/D PCI: keystone: Add separate functions for configuring MSI and legacy interrupt PCI: keystone: Use hwirq to get the IRQ number offset PCI: keystone: Cleanup ks_pcie_msi_irq_handler and ks_pcie_legacy_irq_handler PCI: dwc: Add support to use non default msi_irq_chip PCI: keystone: Use Keystone specific msi_irq_chip PCI: dwc: Remove Keystone specific dw_pcie_host_ops PCI: dwc: Do not write to MSI control registers if the platform doesn't use it drivers/pci/controller/dwc/pci-keystone.c | 430 +++++++++--------- .../pci/controller/dwc/pcie-designware-host.c | 74 ++- drivers/pci/controller/dwc/pcie-designware.h | 6 +- 3 files changed, 258 insertions(+), 252 deletions(-) -- 2.17.1