Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp5344878imu; Wed, 19 Dec 2018 09:30:10 -0800 (PST) X-Google-Smtp-Source: AFSGD/XfivN+giPQniO/7M/0tUcsw33bE4XTwS1xXGWgBMqR7qzrkiex/bx38DTCAnAKQLt0t74f X-Received: by 2002:a17:902:722:: with SMTP id 31mr21171537pli.271.1545240610655; Wed, 19 Dec 2018 09:30:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545240610; cv=none; d=google.com; s=arc-20160816; b=q+2jlz70LSPBqQRycExx1HwM4s4ypygKD/JTpQ+0Mhw0omCmpZRh7+M+05KNPttQ+e wwIjb1OhymOOe8G90J+6pZQwdgtB6sNLLo0dhioACKyPvBgBQgeEwpdgtv4bUO7UIJzB d7G8rxQ74z2Y9q6kRha8DJ3PHpx+twgMtEMjAzjcfMElhmEpbosRK8dNBNzdV2xZwjOp GNk65riWEJwmNHrwiPcoclV63nuaDhN5t0T8BtMmw9Vm+QcjJ8NJXwaoH1G79wP5w+4K UJztAnbF5QdYHCUBCDntNs6i/wdalEtfxb71X++ipBcnjt5HWiNcxSQkItZTFcZhgHFk AbHA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=HN1yhQcEF/9hn3dAgadr7brlrAEzKzYR83dG6Dtf6w0=; b=i+rkz1Ovf+Dx1cZAJEvEGLCJ/MASn0MJGdnEckYt9wr9wZdwrLuYuNO5NAdk1ZqYr3 iHAgb/2Kz96V/Vf379lMcsZ4ZQOh1gfUjxSb6fs6VmuIsgv+45oBA6eCjXM40PulGaAT BDj34U06u/5FBxm7qLNS7A4C0v88nWIqB5goUt5TB27zTJI2sgYsoXLuYKzpuHHwp9j8 QYgZgfh2TVr0rlwth9xvVHeSSXW5+R3bXp/RAA8X7MfybzTivcweCAz7SwjXWGYbFZuM dZp4MzOTM9hC+sGp4Yw8OmPDTLm9GmgmZdHy3dl7D5uoKtT0gVhU22ZuyzK8jeXLjnWd k+Fw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c2si13560244plb.152.2018.12.19.09.29.54; Wed, 19 Dec 2018 09:30:10 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729490AbeLSPBF (ORCPT + 99 others); Wed, 19 Dec 2018 10:01:05 -0500 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:38808 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727502AbeLSPBF (ORCPT ); Wed, 19 Dec 2018 10:01:05 -0500 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.27/8.16.0.27) with SMTP id wBJEuFhq026070; Wed, 19 Dec 2018 16:00:26 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2pcr8xxg5n-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Wed, 19 Dec 2018 16:00:26 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id EFF0D3A; Wed, 19 Dec 2018 15:00:24 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag3node2.st.com [10.75.127.8]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id BA4552A59; Wed, 19 Dec 2018 15:00:24 +0000 (GMT) Received: from [10.201.21.58] (10.75.127.50) by SFHDAG3NODE2.st.com (10.75.127.8) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 19 Dec 2018 16:00:23 +0100 Subject: Re: [PATCH v3 0/3] Make STM32 interrupt controller use hwspinlock To: Marc Zyngier , Benjamin Gaignard , , , , CC: , , , References: <20181217142215.17493-1-benjamin.gaignard@st.com> <297d3207-7302-674e-5acd-30dc7b2df408@arm.com> From: Alexandre Torgue Message-ID: Date: Wed, 19 Dec 2018 16:00:23 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.2.1 MIME-Version: 1.0 In-Reply-To: <297d3207-7302-674e-5acd-30dc7b2df408@arm.com> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.75.127.50] X-ClientProxiedBy: SFHDAG2NODE3.st.com (10.75.127.6) To SFHDAG3NODE2.st.com (10.75.127.8) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-12-19_07:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Marc, On 12/18/18 4:39 PM, Marc Zyngier wrote: > On 17/12/2018 14:22, Benjamin Gaignard wrote: >> This series allow to protect STM32 interrupt controller configuration registers >> with a hwspinlock to avoid conflicting accesses between processors. >> >> version 3: >> - with bindings patch >> >> version 2: >> - rework hwspinlock locking sequence in stm32 irqchip to take care of the >> cases where hwspinlock node is disabled or not yet probed >> >> Benjamin Gaignard (3): >> dt-bindings: interrupt-controller: stm32: Document hwlock properties >> irqchip: stm32: protect configuration registers with hwspinlock >> ARM: dts: stm32: Add hwlock for irqchip on stm32mp157 >> >> .../interrupt-controller/st,stm32-exti.txt | 4 + >> arch/arm/boot/dts/stm32mp157c.dtsi | 1 + >> drivers/irqchip/irq-stm32-exti.c | 116 ++++++++++++++++++--- >> 3 files changed, 105 insertions(+), 16 deletions(-) >> > > I've taken the first two patches. Please route the DTS patch to the > appropriate tree. > I'll take DTS patch in stm32-next branch. Regards Alex > Thanks, > > M. >