Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp13052imu; Thu, 20 Dec 2018 15:52:38 -0800 (PST) X-Google-Smtp-Source: AFSGD/Vs9m5svDamXIea/jOzU9hQj5o3N4hSViKiFZhFIykotm8CI6z5/LW2WmUOx6TYPWFW2qG1 X-Received: by 2002:a62:2547:: with SMTP id l68mr223439pfl.131.1545349958725; Thu, 20 Dec 2018 15:52:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545349958; cv=none; d=google.com; s=arc-20160816; b=yNm4ZEh7Tvlx3XBLOGjLxcZvETtjv3ARLdKvqyzvUICVwMu3tASwMqR+IDBRolcrL8 Fu6Nc4awNqU8o/+Q5sbbNO35EzhhMgP9ctE2EXw1eBSPq0LDsDsnYXKME+cmt6xFhes2 0Q8AsMKg+NKp3OA6ZgNbOP7BycuP3iUE6M6QsbHFn/07gs6qtmZ2eEvmZIBIGEIfiQ5N K9gD6cqlQUb8MPZ6EcOMQU1OfBLqSXlQe7Km0a3oPk6o3T8ZYN2QrwKP2IKNzY8s3CFE lR6fwDPd74ysj4ePPvwsAunaTkW/SqTyPeFEqrtOoaI2ayw5UAhcPOAXUvM5KJNfpXvC 9+1w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=iQCI79tZBuKidiDBBrEbESEjWUWQYAcupup/hzJNOJo=; b=0uSbTpTG+KgXFZEOidCQZ/LxfhItwZ4aHqErJrRmXs0BRp2HgT1HPX/UsHFiNaoT9s 9lJfx82ut5TOlv1LpR163xbFKcpvbWH4ifsEQKet98MY2ZuxE6Toz0JidWM7WsOYxBo0 +S+InoMpeJyjQjEinBXF1F+ibWydSIgM1CyUZ84D++9S+fhWlSkYpAkoyleN3NJEKqaD VKQwf7YGo33R2qhX2ZvqQkwN2mPLStMJ/b8qA5E4vPwvebQ8CFyFaYqq6O8RsoPz/hvA t6/6PyifHaaj7M+XX7GINaWz5DGkjpU+b6uGkHC49uq29JLYEJ4rJ1RlhldAuIpf6lVb jJZA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 64si20592472pfe.74.2018.12.20.15.52.12; Thu, 20 Dec 2018 15:52:38 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387518AbeLTRFe (ORCPT + 99 others); Thu, 20 Dec 2018 12:05:34 -0500 Received: from mail-oi1-f194.google.com ([209.85.167.194]:39354 "EHLO mail-oi1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729720AbeLTRFe (ORCPT ); Thu, 20 Dec 2018 12:05:34 -0500 Received: by mail-oi1-f194.google.com with SMTP id i6so2443163oia.6; Thu, 20 Dec 2018 09:05:33 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=iQCI79tZBuKidiDBBrEbESEjWUWQYAcupup/hzJNOJo=; b=aNiZ2AF14CTcV+6zeD+tRORpyhKKeXK+/yXBzsDnHCeOVC22Z+3mAaVd6PqioTknCR Y4CKrgAiERHLE/z4A7ZX/IJEMalXmdTz/FrrCMDvimpT7BI6Uq2jHl888KQaGKA+Kj2K fFvFhAtwqQOtE/uDH6puR3S6H1u7WTeDyQgK0K8tTHnwutuMDt1nzHYIRfKsYXzg5qXp yLEer/irTYO9hUWAoBxDdo5JaptL6qbaQnNYkYUHXlSFYY8TR1RMFNT/8BLBXiCl+MjV uZ8Jzw97+IyD9xGer+gZSxXNeTcxdkDoFLrbJsc6xrBwzGcJmi++CA8UjxWWvuoHeTu5 7RLA== X-Gm-Message-State: AA+aEWYy0y2gXXjyP4gmmVQ8vxzA3UiUjgq8mm5p2DEP2XFqrJc7UkT/ 5D7t4xXWYfWN7295653R+We6DaM= X-Received: by 2002:aca:ef87:: with SMTP id n129mr2742007oih.118.1545325532665; Thu, 20 Dec 2018 09:05:32 -0800 (PST) Received: from localhost (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.gmail.com with ESMTPSA id r203sm10393228oih.11.2018.12.20.09.05.31 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 20 Dec 2018 09:05:32 -0800 (PST) Date: Thu, 20 Dec 2018 11:05:31 -0600 From: Rob Herring To: Jorge Ramirez-Ortiz Cc: gregkh@linuxfoundation.org, mark.rutland@arm.com, kishon@ti.com, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, shawn.guo@linaro.org, vkoul@kernel.org Subject: Re: [PATCH 1/2] dt-bindings: Add Qualcomm USB Super-Speed PHY bindings Message-ID: <20181220170531.GA19862@bogus> References: <1544176558-7946-1-git-send-email-jorge.ramirez-ortiz@linaro.org> <1544176558-7946-2-git-send-email-jorge.ramirez-ortiz@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1544176558-7946-2-git-send-email-jorge.ramirez-ortiz@linaro.org> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Dec 07, 2018 at 10:55:57AM +0100, Jorge Ramirez-Ortiz wrote: > Binding description for Qualcomm's Synopsys 1.0.0 super-speed PHY > controller embedded in QCS404. > > Based on Sriharsha Allenki's original > definitions. > > Signed-off-by: Jorge Ramirez-Ortiz > Reviewed-by: Vinod Koul > --- > .../devicetree/bindings/usb/qcom,usb-ssphy.txt | 78 ++++++++++++++++++++++ > 1 file changed, 78 insertions(+) > create mode 100644 Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt > > diff --git a/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt > new file mode 100644 > index 0000000..fcf4e01 > --- /dev/null > +++ b/Documentation/devicetree/bindings/usb/qcom,usb-ssphy.txt > @@ -0,0 +1,78 @@ > +Qualcomm Synopsys 1.0.0 SS phy controller > +=========================================== > + > +Synopsys 1.0.0 ss phy controller supports SS usb connectivity on Qualcomm > +chipsets > + > +Required properties: > + > +- compatible: > + Value type: > + Definition: Should contain "qcom,usb-ssphy". What is "qcom,dwc3-ss-usb-phy" which already exists then? > + > +- reg: > + Value type: > + Definition: USB PHY base address and length of the register map. > + > +- #phy-cells: > + Value type: > + Definition: Should be 0. See phy/phy-bindings.txt for details. > + > +- clocks: > + Value type: > + Definition: See clock-bindings.txt section "consumers". List of > + three clock specifiers for reference, phy core and > + pipe clocks. > + > +- clock-names: > + Value type: > + Definition: Names of the clocks in 1-1 correspondence with the "clocks" > + property. Must contain "ref", "phy" and "pipe". > + > +- vdd-supply: > + Value type: > + Definition: phandle to the regulator VDD supply node. > + > +- vdda1p8-supply: > + Value type: > + Definition: phandle to the regulator 1.8V supply node. > + > +- qcom,vdd-voltage-level: > + Value type: > + Definition: This is a list of three integer values where > + each value corresponding to voltage corner in uV. > + > +Optional child nodes: > + > +- vbus-supply: > + Value type: > + Definition: phandle to the VBUS supply node. > + > +- resets: > + Value type: > + Definition: See reset.txt section "consumers". PHY reset specifiers > + for phy core and COR resets. > + > +- reset-names: > + Value type: > + Definition: Names of the resets in 1-1 correspondence with the "resets" > + property. Must contain "com" and "phy". > + > +Example: > + > +usb3_phy: phy@78000 { > + compatible = "qcom,usb-ssphy"; > + reg = <0x78000 0x400>; > + #phy-cells = <0>; > + clocks = <&rpmcc RPM_SMD_LN_BB_CLK>, > + <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>, > + <&gcc GCC_USB3_PHY_PIPE_CLK>; > + clock-names = "ref", "phy", "pipe"; > + resets = <&gcc GCC_USB3_PHY_BCR>, > + <&gcc GCC_USB3PHY_PHY_BCR>; > + reset-names = "com", "phy"; > + vdd-supply = <&vreg_l3_1p05>; > + vdda1p8-supply = <&vreg_l5_1p8>; > + vbus-supply = <&usb3_vbus_reg>; > + qcom,vdd-voltage-level = <0 1050000 1050000>; > +}; > -- > 2.7.4 >