Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp864841imu; Fri, 21 Dec 2018 08:34:29 -0800 (PST) X-Google-Smtp-Source: ALg8bN5AQVyk2/nTIlIWFl1+5NX3Kv+mIjjBL9sE5vGQ+zOavBCDoV8V2mPP5e78k8v0LcnEUxE9 X-Received: by 2002:a63:2e88:: with SMTP id u130mr3115373pgu.9.1545410069905; Fri, 21 Dec 2018 08:34:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545410069; cv=none; d=google.com; s=arc-20160816; b=DJ2yRV62c+qCEZQAKi/1VgLP2CnpEOynOE6TIJ5MU6ezPCslKhLFziDh7/As5069eE TrXd5U/bG2QTSKFfLV0wt+5RarVC5AfM4jQ42NjrR2p7utT3IyDP5fzN9xmv0v3rTP82 6TDYOgiJ4IBzlaN+XD6eyIgTJviv5pyK7QjsmgPdBhxpq1dW8UpAlPPAVfSO+NNxfqQx lDKmMUAy3oSDnvua2GkaJDhSh5gs/pixLsRcOhFwM/i9yf0XUhw1P6OiEQVS/T5D5b4y 1vJDKHsvJpsZtFgKUX6zhOCrUbAAd4AK8lZupjejXIqjRp2ZPeh8bnMFXrZfi6zKzQr7 cCBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=8KpOem7mGaXxjHOr7x1YEjUF1cKV2NO2mM7IG70FGko=; b=k1MpD57ymTEQVNRLtRQbFTmJf77sL76uPrqJGaSVhgNUKLVuEVCFms3u1ZxOTi/kP7 GrdiWPuCktFA09MRhoyUt0QSw3G/VGapeOJirbK2bFkZNpwCg83HyfvIFm04ERyhtcz/ vtcojPLy0IA3AP9/q3/tYic+c/x/0VnyRdzqcjbddIrfk4S6NhY3N+Jy3kzcKVRy2PgP fEFUgx0D8YtR/ZzcnyXG+Xc0ZCG7lCXPOOp/HeSj6zfIrMyayi6GiRweBJXEEBV/6eYB crokw1SfGt2V4ByJFe7C/bKGNs443qjVHRj3z59VFRYNW0axHbmR7sxOIW1/EvQfgbfR tnwA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v75si6222053pfd.157.2018.12.21.08.34.14; Fri, 21 Dec 2018 08:34:29 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390070AbeLULpu (ORCPT + 99 others); Fri, 21 Dec 2018 06:45:50 -0500 Received: from mail-sh2.amlogic.com ([58.32.228.45]:49717 "EHLO mail-sh2.amlogic.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389644AbeLULpt (ORCPT ); Fri, 21 Dec 2018 06:45:49 -0500 Received: from localhost.localdomain (10.18.11.217) by mail-sh2.amlogic.com (10.18.11.6) with Microsoft SMTP Server id 15.0.1320.4; Fri, 21 Dec 2018 19:46:00 +0800 From: Jianxin Pan To: Boris Brezillon , CC: Liang Yang , Yixun Lan , Jianxin Pan , David Woodhouse , Miquel Raynal , Brian Norris , Marek Vasut , Richard Weinberger , Jerome Brunet , Neil Armstrong , Martin Blumenstingl , Carlo Caione , Kevin Hilman , Rob Herring , Jian Hu , Hanjie Lin , Victor Wan , , , , Subject: [PATCH RESEND v8 1/2] dt-bindings: nand: meson: add Amlogic NAND controller driver Date: Fri, 21 Dec 2018 19:45:23 +0800 Message-ID: <1545392724-6637-2-git-send-email-jianxin.pan@amlogic.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1545392724-6637-1-git-send-email-jianxin.pan@amlogic.com> References: <1545392724-6637-1-git-send-email-jianxin.pan@amlogic.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.18.11.217] Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Liang Yang Add Amlogic NAND controller dt-bindings for Meson SoC, Current this driver support GXBB/GXL/AXG platform. Signed-off-by: Liang Yang Signed-off-by: Yixun Lan Signed-off-by: Jianxin Pan Reviewed-by: Rob Herring --- .../devicetree/bindings/mtd/amlogic,meson-nand.txt | 60 ++++++++++++++++++++++ 1 file changed, 60 insertions(+) create mode 100644 Documentation/devicetree/bindings/mtd/amlogic,meson-nand.txt diff --git a/Documentation/devicetree/bindings/mtd/amlogic,meson-nand.txt b/Documentation/devicetree/bindings/mtd/amlogic,meson-nand.txt new file mode 100644 index 0000000..3983c11 --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/amlogic,meson-nand.txt @@ -0,0 +1,60 @@ +Amlogic NAND Flash Controller (NFC) for GXBB/GXL/AXG family SoCs + +This file documents the properties in addition to those available in +the MTD NAND bindings. + +Required properties: +- compatible : contains one of: + - "amlogic,meson-gxl-nfc" + - "amlogic,meson-axg-nfc" +- clocks : + A list of phandle + clock-specifier pairs for the clocks listed + in clock-names. + +- clock-names: Should contain the following: + "core" - NFC module gate clock + "device" - device clock from eMMC sub clock controller + "rx" - rx clock phase + "tx" - tx clock phase + +- amlogic,mmc-syscon : Required for NAND clocks, it's shared with SD/eMMC + controller port C + +Optional children nodes: +Children nodes represent the available nand chips. + +Other properties: +see Documentation/devicetree/bindings/mtd/nand.txt for generic bindings. + +Example demonstrate on AXG SoC: + + sd_emmc_c_clkc: mmc@7000 { + compatible = "amlogic,meson-axg-mmc-clkc", "syscon"; + reg = <0x0 0x7000 0x0 0x800>; + }; + + nand-controller@7800 { + compatible = "amlogic,meson-axg-nfc"; + reg = <0x0 0x7800 0x0 0x100>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + + clocks = <&clkc CLKID_SD_EMMC_C>, + <&sd_emmc_c_clkc CLKID_MMC_DIV>, + <&sd_emmc_c_clkc CLKID_MMC_PHASE_RX>, + <&sd_emmc_c_clkc CLKID_MMC_PHASE_TX>; + clock-names = "core", "device", "rx", "tx"; + amlogic,mmc-syscon = <&sd_emmc_c_clkc>; + + pinctrl-names = "default"; + pinctrl-0 = <&nand_pins>; + + nand@0 { + reg = <0>; + #address-cells = <1>; + #size-cells = <1>; + + nand-on-flash-bbt; + }; + }; -- 1.9.1