Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp3809025imu; Mon, 7 Jan 2019 09:49:50 -0800 (PST) X-Google-Smtp-Source: ALg8bN7KwFnpJKvYGthVOyhLIAkIcaM9aH41IKe8KGIoejhai977KSprPyB3xlXa+4NdmrhIfqW6 X-Received: by 2002:a63:f241:: with SMTP id d1mr30890228pgk.2.1546883389921; Mon, 07 Jan 2019 09:49:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1546883389; cv=none; d=google.com; s=arc-20160816; b=az9x4N+NPakMRFODCfDDddLeInhYU2qvlyBM2uvTkuiMWNHsHg7+UgnMbu60qF+Tuo jTEyfzN5TCGpCLDqROq+ko3z0furEqaxnBRP+ncn32XCk/Ua6baw+IeU+ztlW2JuhGMh FO+OWP44bGsOmVvYtajbByeVP0P2xaAe1YOSSLJ5SnWOJPP3lo+99Rh7SywVLcoTvGvK nbyfViY16rCAygevI+C6SMKLtuHGKIaISa7/9Jep23AvttAM+TVyAzc9M/YUUJ8+Pdng vT25+Z3nvTWSOQCt8EFBEyqUKsw/A0X8rBhhTj2ZX2nQk5sXv30d0Zp01daQFnQrWwxX VJ0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=B0p4CdQEY1u5+o/puvqBCFd4ZeMSWtKr5TXQf23wHRg=; b=M2nvNm4VYuTQoYqscysDjlnW6YHO+gD6ykhy2s60BtV4ktkLKntQQ3AT1O/0ulJ297 HhpHSfllXk/yeKATiyg/SvPSD26kI2CELE2/SeDmsHBh01OpLARl9M1NjmjlW+aMWRzz B6XRlnHC+dWpN83wPSbtEj+XsAQ95NDrkYLl5MXDjUyUo+1giT6goyVPuiWhK1SHzrXy hB7UqESDLtDdnrG2+HKWjaDjix+t+ezVlLCk//7YxeQk/Z8uIHsZHREF25N815FpAIrX 1s64jC/RaCVoiQH93Wl90Rqf3XPaP54tFXtapwCYLFBkuZpoYdIofEnQuoC/qhEgZS4y 5Xkw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u9si9515229plk.61.2019.01.07.09.49.34; Mon, 07 Jan 2019 09:49:49 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730325AbfAGQ1m (ORCPT + 99 others); Mon, 7 Jan 2019 11:27:42 -0500 Received: from foss.arm.com ([217.140.101.70]:34026 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727151AbfAGQ1m (ORCPT ); Mon, 7 Jan 2019 11:27:42 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 2C2011596; Mon, 7 Jan 2019 08:27:41 -0800 (PST) Received: from e119886-lin.cambridge.arm.com (unknown [10.37.6.11]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id A74723F5A0; Mon, 7 Jan 2019 08:27:36 -0800 (PST) From: Andrew Murray To: Peter Zijlstra , Ingo Molnar , Arnaldo Carvalho de Melo , Richard Henderson , Ivan Kokshaysky , Matt Turner , Will Deacon , Mark Rutland , Shawn Guo , Sascha Hauer , Benjamin Herrenschmidt , Paul Mackerras , Thomas Gleixner , Borislav Petkov , Russell King , suzuki.poulose@arm.com, robin.murphy@arm.com, Michael Ellerman Cc: x86@kernel.org, linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-alpha@vger.kernel.org Subject: [PATCH v4 00/13] perf/core: Generalise event exclusion checking Date: Mon, 7 Jan 2019 16:27:17 +0000 Message-Id: <1546878450-20341-1-git-send-email-andrew.murray@arm.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Many PMU drivers do not have the capability to exclude counting events that occur in specific contexts such as idle, kernel, guest, etc. These drivers indicate this by returning an error in their event_init upon testing the events attribute flags. However this approach requires that each time a new event modifier is added to perf, all the perf drivers need to be modified to indicate that they don't support the attribute. This results in additional boiler-plate code common to many drivers that needs to be maintained. Furthermore the drivers are not consistent with regards to the error value they return when reporting unsupported attributes. This patchset allow PMU drivers to advertise their inability to exclude based on context via a new capability: PERF_PMU_CAP_NO_EXCLUDE. This allows the perf core to reject requests for exclusion events where there is no support in the PMU. This is a functional change, in particular: - Some drivers will now additionally (but correctly) report unsupported exclusion flags. It's typical for existing userspace tools such as perf to handle such errors by retrying the system call without the unsupported flags. - Drivers that do not support any exclusion that previously reported -EPERM or -EOPNOTSUPP will now report -EINVAL - this is consistent with the majority and results in userspace perf retrying without exclusion. All drivers touched by this patchset have been compile tested. Changes from v3: - Added PERF_PMU_CAP_NO_EXCLUDE to Cavium TX2 PMU driver Changes from v2: - Invert logic from CAP_EXCLUDE to CAP_NO_EXCLUDE Changes from v1: - Changed approach from explicitly rejecting events in unsupporting PMU drivers to explicitly advertising a capability in PMU drivers that do support exclusion events - Added additional information to tools/perf/design.txt - Rename event_has_exclude_flags to event_has_any_exclude_flag and update commit log to reflect it's a function Andrew Murray (13): perf/doc: update design.txt for exclude_{host|guest} flags perf/core: add function to test for event exclusion flags perf/core: add PERF_PMU_CAP_NO_EXCLUDE for exclusion incapable PMUs alpha: perf/core: use PERF_PMU_CAP_NO_EXCLUDE arm: perf: conditionally use PERF_PMU_CAP_NO_EXCLUDE arm: perf/core: use PERF_PMU_CAP_NO_EXCLUDE for exclude incapable PMUs drivers/perf: perf/core: use PERF_PMU_CAP_NO_EXCLUDE for exclude incapable PMUs drivers/perf: perf/core: use PERF_PMU_CAP_NO_EXCLUDE for exclude incapable PMUs powerpc: perf/core: use PERF_PMU_CAP_NO_EXCLUDE for exclude incapable PMUs x86: perf/core: use PERF_PMU_CAP_NO_EXCLUDE for exclude incapable PMUs x86: perf/core: use PERF_PMU_CAP_NO_EXCLUDE for exclude incapable PMUs perf/core: remove unused perf_flags drivers/perf: use PERF_PMU_CAP_NO_EXCLUDE for Cavium TX2 PMU arch/alpha/kernel/perf_event.c | 7 +------ arch/arm/mach-imx/mmdc.c | 9 ++------- arch/arm/mm/cache-l2x0-pmu.c | 9 +-------- arch/powerpc/perf/hv-24x7.c | 10 +--------- arch/powerpc/perf/hv-gpci.c | 10 +--------- arch/powerpc/perf/imc-pmu.c | 19 +------------------ arch/x86/events/amd/ibs.c | 13 +------------ arch/x86/events/amd/iommu.c | 6 +----- arch/x86/events/amd/power.c | 10 ++-------- arch/x86/events/amd/uncore.c | 7 ++----- arch/x86/events/intel/cstate.c | 12 +++--------- arch/x86/events/intel/rapl.c | 9 ++------- arch/x86/events/intel/uncore.c | 9 +-------- arch/x86/events/intel/uncore_snb.c | 9 ++------- arch/x86/events/msr.c | 10 ++-------- drivers/perf/arm-cci.c | 10 +--------- drivers/perf/arm-ccn.c | 6 ++---- drivers/perf/arm_dsu_pmu.c | 9 ++------- drivers/perf/arm_pmu.c | 15 +++++---------- drivers/perf/hisilicon/hisi_uncore_ddrc_pmu.c | 1 + drivers/perf/hisilicon/hisi_uncore_hha_pmu.c | 1 + drivers/perf/hisilicon/hisi_uncore_l3c_pmu.c | 1 + drivers/perf/hisilicon/hisi_uncore_pmu.c | 9 --------- drivers/perf/qcom_l2_pmu.c | 9 +-------- drivers/perf/qcom_l3_pmu.c | 8 +------- drivers/perf/thunderx2_pmu.c | 10 +--------- drivers/perf/xgene_pmu.c | 6 +----- include/linux/perf_event.h | 10 ++++++++++ include/uapi/linux/perf_event.h | 2 -- kernel/events/core.c | 9 +++++++++ tools/include/uapi/linux/perf_event.h | 2 -- tools/perf/design.txt | 4 ++++ 32 files changed, 63 insertions(+), 198 deletions(-) -- 2.7.4