Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp4172930imu; Mon, 7 Jan 2019 17:18:52 -0800 (PST) X-Google-Smtp-Source: ALg8bN5wsMko6pLV5mP9cVB0Tl88GCvW12pjItHK46zPtX2vM8gTK7PKEOOgM5LQcklNK3/2knyP X-Received: by 2002:a17:902:108a:: with SMTP id c10mr51611426pla.131.1546910332237; Mon, 07 Jan 2019 17:18:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1546910332; cv=none; d=google.com; s=arc-20160816; b=HaftSQikpsqsEdQKGyiM4lEa65t0O636naga2FUImeYOKiCh4lZDpiMg/4DciPrKq2 wMWVzZy/snpx6DXNypMHfcX4NoF9jhu+MNVP+NflVU+/d89ZRVD2d9PkxPBsIh29M015 agS0oaAqR5k5M9ndX8RJqorM7vfrGkEhg5Rmp+yHBkYp6W9rlLZRg/JCtyDH+1ZuxAzy 5WIN802eaRwxBmf53EoRjpUF2QYATy3ri92j8vqQL8W+QOUGL5jt17h1+jA+l413aYPB vMiA7B2njW3p/3q1ZDnGeXcZmAOU1BiVdzdPn2eaRZpy7uUAhEiTEor1LISJzNp10jKK +SZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:to:references:message-id :content-transfer-encoding:cc:date:in-reply-to:from:subject :mime-version; bh=9G/zfZElb0k1kpJlJI6YljEbDWg66Y8AHGnkpPumj7Y=; b=tgMcbe8TzErUwvBierpTHvTBEVoPfvVhFqaLQTaBRQxMzHUOMHPD3poMBNN9RS9+ES pwm9AGclM3iIwtDqAcyqt0nKSrrwXvcvgi1PYWY5Na3xMopQuwHU5/0Dlvrpcf8RS8Bs QebrN3xXviMfr0A9Z5paJSjiBVmTX/o+UDvGOT2Sfu9GtJg1ULSFJNkt1Bv8t9rUH7Z3 rxb491LlUWi7FcQWj7DoWH2gwDev73bfRKvp1E4MmcS9KR3jZdbT5MU6yJ9GfrRj8Vr5 Oekn+LV8q7ZBNvO/ZVEKfAMlijFG/HARzmvM6GjMblTZknCRIWjE3X8sv/gq74lo8ii7 JWfQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d14si19897113pgi.158.2019.01.07.17.18.37; Mon, 07 Jan 2019 17:18:52 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727371AbfAHBRF convert rfc822-to-8bit (ORCPT + 99 others); Mon, 7 Jan 2019 20:17:05 -0500 Received: from kozue.soulik.info ([108.61.200.231]:41220 "EHLO kozue.soulik.info" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727028AbfAHBRE (ORCPT ); Mon, 7 Jan 2019 20:17:04 -0500 Received: from [192.168.10.231] (unknown [103.29.142.67]) by kozue.soulik.info (Postfix) with ESMTPSA id 373FA100F5C; Tue, 8 Jan 2019 10:17:43 +0900 (JST) Content-Type: text/plain; charset=utf-8 Mime-Version: 1.0 (1.0) Subject: Re: [linux-sunxi] [PATCH v2 1/2] media: v4l: Add definitions for the HEVC slice format and controls From: Ayaka X-Mailer: iPad Mail (16A404) In-Reply-To: <64c793e08d61181b78125b3956ec38623fa5d261.camel@bootlin.com> Date: Tue, 8 Jan 2019 09:16:57 +0800 Cc: Randy Li , =?utf-8?Q?Jernej_=C5=A0krabec?= , linux-sunxi@googlegroups.com, linux-media@vger.kernel.org, linux-kernel@vger.kernel.org, devel@driverdev.osuosl.org, linux-arm-kernel@lists.infradead.org, Mauro Carvalho Chehab , Maxime Ripard , Hans Verkuil , Ezequiel Garcia , Tomasz Figa , Alexandre Courbot , Thomas Petazzoni , linux-rockchip@lists.infradead.org Content-Transfer-Encoding: 8BIT Message-Id: References: <20181123130209.11696-1-paul.kocialkowski@bootlin.com> <20181123130209.11696-2-paul.kocialkowski@bootlin.com> <5515174.7lFZcYkk85@jernej-laptop> <776e63c9-d4a5-342a-e0f7-200ef144ffc4@rock-chips.com> <64c793e08d61181b78125b3956ec38623fa5d261.camel@bootlin.com> To: Paul Kocialkowski Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Sent from my iPad > On Jan 7, 2019, at 5:57 PM, Paul Kocialkowski wrote: > > Hi, > >> On Mon, 2019-01-07 at 11:49 +0800, Randy Li wrote: >>> On 12/12/18 8:51 PM, Paul Kocialkowski wrote: >>> Hi, >>> >>> On Wed, 2018-12-05 at 21:59 +0100, Jernej Škrabec wrote: >>> >>>>> + >>>>> +#define V4L2_HEVC_DPB_ENTRY_RPS_ST_CURR_BEFORE 0x01 >>>>> +#define V4L2_HEVC_DPB_ENTRY_RPS_ST_CURR_AFTER 0x02 >>>>> +#define V4L2_HEVC_DPB_ENTRY_RPS_LT_CURR 0x03 >>>>> + >>>>> +#define V4L2_HEVC_DPB_ENTRIES_NUM_MAX 16 >>>>> + >>>>> +struct v4l2_hevc_dpb_entry { >>>>> + __u32 buffer_tag; >>>>> + __u8 rps; >>>>> + __u8 field_pic; >>>>> + __u16 pic_order_cnt[2]; >>>>> +}; >> >> Please add a property for reference index, if that rps is not used for >> this, some device would request that(not the rockchip one). And >> Rockchip's VDPU1 and VDPU2 for AVC would request a similar property. > > What exactly is that reference index? Is it a bitstream element or > something deduced from the bitstream? > picture order count(POC) for HEVC and frame_num in AVC. I think it is the number used in list0(P slice and B slice) and list1(B slice). >> Adding another buffer_tag for referring the memory of the motion vectors >> for each frames. Or a better method is add a meta data to echo picture >> buffer, since the picture output is just the same as the original, >> display won't care whether the motion vectors are written the button of >> picture or somewhere else. > > The motion vectors are passed as part of the raw bitstream data, in the > slices. Is there a case where the motion vectors are coded differently? No, it is an additional cache for decoder, even FFmpeg having such data, I think allwinner must output it into somewhere. > >>>>> + >>>>> +struct v4l2_hevc_pred_weight_table { >>>>> + __u8 luma_log2_weight_denom; >>>>> + __s8 delta_chroma_log2_weight_denom; >>>>> + >>>>> + __s8 delta_luma_weight_l0[V4L2_HEVC_DPB_ENTRIES_NUM_MAX]; >>>>> + __s8 luma_offset_l0[V4L2_HEVC_DPB_ENTRIES_NUM_MAX]; >>>>> + __s8 delta_chroma_weight_l0[V4L2_HEVC_DPB_ENTRIES_NUM_MAX][2]; >>>>> + __s8 chroma_offset_l0[V4L2_HEVC_DPB_ENTRIES_NUM_MAX][2]; >>>>> + >>>>> + __s8 delta_luma_weight_l1[V4L2_HEVC_DPB_ENTRIES_NUM_MAX]; >>>>> + __s8 luma_offset_l1[V4L2_HEVC_DPB_ENTRIES_NUM_MAX]; >>>>> + __s8 delta_chroma_weight_l1[V4L2_HEVC_DPB_ENTRIES_NUM_MAX][2]; >>>>> + __s8 chroma_offset_l1[V4L2_HEVC_DPB_ENTRIES_NUM_MAX][2]; >>>>> +}; >>>>> + >> Those properties I think are not necessary are applying for the >> Rockchip's device, may not work for the others. > > Yes, it's possible that some of the elements are not necessary for some > decoders. What we want is to cover all the elements that might be > required for a decoder. I wonder whether allwinner need that, those sao flag usually ignored by decoder in design. But more is better than less, it is hard to extend a v4l2 structure in the future, maybe a new HEVC profile would bring a new property, it is still too early for HEVC. > >>>>> +struct v4l2_ctrl_hevc_slice_params { >>>>> + __u32 bit_size; >>>>> + __u32 data_bit_offset; >>>>> + >>>>> + /* ISO/IEC 23008-2, ITU-T Rec. H.265: NAL unit header */ >>>>> + __u8 nal_unit_type; >>>>> + __u8 nuh_temporal_id_plus1; >>>>> + >>>>> + /* ISO/IEC 23008-2, ITU-T Rec. H.265: General slice segment header */ >>>>> + __u8 slice_type; >>>>> + __u8 colour_plane_id; >> ---------------------------------------------------------------------------- >>>>> + __u16 slice_pic_order_cnt; >>>>> + __u8 slice_sao_luma_flag; >>>>> + __u8 slice_sao_chroma_flag; >>>>> + __u8 slice_temporal_mvp_enabled_flag; >>>>> + __u8 num_ref_idx_l0_active_minus1; >>>>> + __u8 num_ref_idx_l1_active_minus1; >> Rockchip's decoder doesn't use this part. >>>>> + __u8 mvd_l1_zero_flag; >>>>> + __u8 cabac_init_flag; >>>>> + __u8 collocated_from_l0_flag; >>>>> + __u8 collocated_ref_idx; >>>>> + __u8 five_minus_max_num_merge_cand; >>>>> + __u8 use_integer_mv_flag; >>>>> + __s8 slice_qp_delta; >>>>> + __s8 slice_cb_qp_offset; >>>>> + __s8 slice_cr_qp_offset; >>>>> + __s8 slice_act_y_qp_offset; >>>>> + __s8 slice_act_cb_qp_offset; >>>>> + __s8 slice_act_cr_qp_offset; >>>>> + __u8 slice_deblocking_filter_disabled_flag; >>>>> + __s8 slice_beta_offset_div2; >>>>> + __s8 slice_tc_offset_div2; >>>>> + __u8 slice_loop_filter_across_slices_enabled_flag; >>>>> + >>>>> + /* ISO/IEC 23008-2, ITU-T Rec. H.265: Picture timing SEI message */ >>>>> + __u8 pic_struct; >> I think the decoder doesn't care about this, it is used for display. > > The purpose of this field is to indicate whether the current picture is > a progressive frame or an interlaced field picture, which is useful for > decoding. > > At least our decoder has a register field to indicate frame/top > field/bottom field, so we certainly need to keep the info around. > Looking at the spec and the ffmpeg implementation, it looks like this > flag of the bitstream is the usual way to report field coding. It depends whether the decoder cares about scan type or more, I wonder prefer general_interlaced_source_flag for just scan type, it would be better than reading another SEL. > > Cheers, > > Paul Randy “ayaka” LI > >>>>> + >>>>> + /* ISO/IEC 23008-2, ITU-T Rec. H.265: General slice segment header */ >>>>> + struct v4l2_hevc_dpb_entry dpb[V4L2_HEVC_DPB_ENTRIES_NUM_MAX]; >>>>> + __u8 num_active_dpb_entries; >>>>> + __u8 ref_idx_l0[V4L2_HEVC_DPB_ENTRIES_NUM_MAX]; >>>>> + __u8 ref_idx_l1[V4L2_HEVC_DPB_ENTRIES_NUM_MAX]; >>>>> + >>>>> + __u8 num_rps_poc_st_curr_before; >>>>> + __u8 num_rps_poc_st_curr_after; >>>>> + __u8 num_rps_poc_lt_curr; >>>>> + >>>>> + /* ISO/IEC 23008-2, ITU-T Rec. H.265: Weighted prediction parameter */ >>>>> + struct v4l2_hevc_pred_weight_table pred_weight_table; >>>>> +}; >>>>> + >>>>> #endif > -- > Paul Kocialkowski, Bootlin (formerly Free Electrons) > Embedded Linux and kernel engineering > https://bootlin.com >