Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1264571imu; Wed, 9 Jan 2019 14:52:26 -0800 (PST) X-Google-Smtp-Source: ALg8bN6HzFdHFdk7tMbNYjZWhcAM1JfXRw7NZOqnDBEye0xXWhUTINiiGwqfaow5g830cY25yuQU X-Received: by 2002:a63:4611:: with SMTP id t17mr7095076pga.119.1547074346453; Wed, 09 Jan 2019 14:52:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547074346; cv=none; d=google.com; s=arc-20160816; b=BPoyBJvvk5yVxqT+jaxrfULnCI9/YaUf/8ZWFy2rYcScQdRdDF/dyITPW4Rj7Bg2+3 SVvOBiYLZ/yPm8V9bw4xQBgZAjLo51l4STHaqclkCwIDpEbzKIbGn4nA+6J6LEib1R1+ 8EL286A8jF++JMWiqD+8JB8I5ivR/HFzusDmz1M6pfQcCskvXKuGju8MAp2u7m+6d8BA RDBMc5bT3lwtnch1nTLe73sXIsON2aPbS0sqCQhMlRATFpotKRKuPDlmRiCzd1bqj4Ku Z8vhWw125XhMv7vcshJoba8I5AvPyIm9MBvFOpg4MLCGcTpSLGLm0R4A4HoMFPXD8K7G mOmQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=11JL3HbB/yvg0M0A4ff1FAz0A0hjk9AqBcnLNrgbxQo=; b=BRNoyhg7DdqYTuH7pA4bUjw2U/4Pki/CcGgN2KawIkyvhfDou/CvPj4RgpkNT9YdR4 8VWHk8SIyr1SqjQ6WT0ePoMnllujI53UsGCEmOcl/qqSuYP6WHza55iLLcoadevFCZsI 9QXR1xbyRGzFdBQOneECCtZ1dZKB2kZ7nxZPCLijpJwVWPPdtUOpo5d4fQhWpaM2QRcp AjM6uXrQdQgM5wXbmSS4RbYVvf1o+n7eAIg9TbXiJtMpG1tDG6MrbOpauuQXeqzwqDnX cnuE6df10Kamec3GVhgGjM0VYSy8RXLNXVTvYqDTk5KYw/5qR0AaK09YFVkzgESqFvl3 a1BA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="B/KVOar9"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b36si31468549pla.354.2019.01.09.14.52.10; Wed, 09 Jan 2019 14:52:26 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b="B/KVOar9"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727430AbfAIU6n (ORCPT + 99 others); Wed, 9 Jan 2019 15:58:43 -0500 Received: from fllv0016.ext.ti.com ([198.47.19.142]:56936 "EHLO fllv0016.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726581AbfAIU6m (ORCPT ); Wed, 9 Jan 2019 15:58:42 -0500 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id x09KwYMW127097; Wed, 9 Jan 2019 14:58:34 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1547067514; bh=11JL3HbB/yvg0M0A4ff1FAz0A0hjk9AqBcnLNrgbxQo=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=B/KVOar9H2sWKWovc137tx44qpxVNFzCuMUaaoSygfkxpbvfA71mpPotUMFXm00Ba ZF2bMzTv7m7xGddb/YEJxstsNpxERRERF89VGIGjf96lEMsDwez1FKRkfdf7IEq0Bs hli5bA+s1CCIJX6T5Bj+7cuNNvKptryGtC/AcZS0= Received: from DFLE109.ent.ti.com (dfle109.ent.ti.com [10.64.6.30]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id x09KwXVU087016 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 9 Jan 2019 14:58:34 -0600 Received: from DFLE102.ent.ti.com (10.64.6.23) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1591.10; Wed, 9 Jan 2019 14:58:33 -0600 Received: from dlep32.itg.ti.com (157.170.170.100) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1591.10 via Frontend Transport; Wed, 9 Jan 2019 14:58:33 -0600 Received: from [172.22.122.36] (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id x09KwX9Z014488; Wed, 9 Jan 2019 14:58:33 -0600 Subject: Re: [RFC PATCH 1/3] can: m_can: Create m_can core to leverage common code To: Wolfgang Grandegger , , CC: , , References: <20181010142055.25271-1-dmurphy@ti.com> <20181010142055.25271-2-dmurphy@ti.com> <52811b27-00c0-f5e2-2b18-608ccf846723@grandegger.com> <349ef8be-f4c7-25cc-2c33-7ce1fd0b0f40@ti.com> <9003a544-83cf-7dce-7f14-4abd292d470e@grandegger.com> From: Dan Murphy Message-ID: Date: Wed, 9 Jan 2019 14:58:23 -0600 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.3.3 MIME-Version: 1.0 In-Reply-To: <9003a544-83cf-7dce-7f14-4abd292d470e@grandegger.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Wolfgang On 11/3/18 5:45 AM, Wolfgang Grandegger wrote: > Hello Dan, > > Am 31.10.2018 um 21:15 schrieb Dan Murphy: >> Wolfgang >> >> Thanks for the review >> >> On 10/27/2018 09:19 AM, Wolfgang Grandegger wrote: >>> Hello Dan, >>> >>> for the RFC, could you please just do the necessary changes to the >>> existing code. We can discuss about better names, etc. later. For >>> the review if the common code I quickly did: >>> >>> mv m_can.c m_can_platform.c >>> mv m_can_core.c m_can.c >>> >>> The file names are similar to what we have for the C_CAN driver. >>> >>> s/classdev/priv/ >>> variable name s/m_can_dev/priv/ >>> >>> Then your patch 1/3 looks as shown below. I'm going to comment on that >>> one. The comments start with "***".... >>> >> >> So you would like me to align the names with the c_can driver? > > That would be the obvious choice. >> >>> >>> *** I didn't review the rest of the patch for now. >>> >> >> snipped the code to reply to the comment. >> >>> Looking to the generic code, you didn't really change the way >>> the driver is accessing the registers. Also the interrupt handling >>> and rx polling is as it was before. Does that work properly using >>> the SPI interface of the TCAN4x5x? >> >> I don't want to change any of that yet. Maybe my cover letter was not clear >> or did not go through. >> >> But the intention was just to break out the functionality to create a MCAN framework >> that can be used by devices that contain the Bosch MCAN core and provider their own protocal to access >> the registers in the device. >> >> I don't want to do any functional changes at this time on the IP code itself until we have a framework. >> There should be no regression in the io mapped code. >> >> I did comment on the interrupt handling and asked if a threaded work queue would affect CAN timing. >> For the original TCAN driver this was the way it was implemented. > > Do threaded interrupts with RX polling make sense? I think we need a > common interface allowing to select hard-irqs+napi or threaded-irqs. > I have been working on this code for about a month now and I am *not happy* with the amount of change that needs to be done to make the m_can a framework. I can tx/rx frames from another CAN device to the TCAN part but I have not even touched the iomapped code. The challenging part is that the m_can code that is currently available does not have to worry about atomic context because there is no peripheral waiting. Since the TCAN is a peripheral device we need to take into about the hard waits in IRQ context as well as the atomic context. Doing this creates many deltas in the base code that may break iomapped devices. I have had to add the thread_irqs and now I am in the midst of the issue you brought up with napi. I would have to schedule a queue for perp devices and leave the non-threaded iomapped irq. At this point I think it may be wise to leave the m_can code alone as it is working and stable and just work on the TCAN driver as a standalone driver. A framework would be nice but I think it would destablize the m_can driver which is embedded in many SoC's and we cannot possibly test everyone of them. What are your thoughts? Dan > Wolfgang. > -- ------------------ Dan Murphy