Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp3237009imu; Sun, 13 Jan 2019 22:24:14 -0800 (PST) X-Google-Smtp-Source: ALg8bN6YyzZO8RnPQmHmAigRmFU/juOJ/kVoncFAJ9niG/9ufieg3PUxVHHIbI3/efHPppSmG9O2 X-Received: by 2002:a62:178f:: with SMTP id 137mr23737863pfx.226.1547447054034; Sun, 13 Jan 2019 22:24:14 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547447054; cv=none; d=google.com; s=arc-20160816; b=pxa587KLqyz04TPJAhVSNYa3bEq74JDOABqo+bLDKCEw4aJRghQnq5UMF74Q/k+BvE P0DQhlu8yVSbzonWRY5GyY5xld4Gyq2LKsYgwYuFy3yXjlwcqwbc2wAEhDGG6JX6UGai iYiXimdl6tXP5NzP6yJadJYtiqxgPKtlfAxB6Z0IMIEjX5V1ylmPToRzM+HrOq4jiMVE 8J3euDLWWzSWZSiKab2jMd+mpR0xwF90q9vsd/12TpbRbACVWMg6DpuiWgBzQ9NPs2u3 NU0P0R/s2ccic4kEfkWuwpaw3ECJ+/eJnE+7O009XcW2RO7raBz0w9MczZy9h9HWMA+n 7jiA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=O0Aq60Ty1zxuCpN08rqRzpd02mNyDknai88ez97QkJQ=; b=Ay/B7w/jDZLI77ip5qDp30q76Q7uRKrnB/JSaJnm3MF10R2vZj81VvwC9Zqdzwykxv c1tyHK+M0GiDVCnwk/gAzZFYVASIN5r8AGK76YfPykPbQCcin6ZlSg/dhK/ESi2JPmbL sB+tlg6VxJlCEYe5WtBTiySrF8BrXjg7dKJ/Z5NZ/czFwnISFeuQ1UzKW1ZmVm/Mmb0x HxLlqyuCihXmaFWogDGBkRcN3OIq7q4+xju6RCyr5bLXNTIU9IqSEkBhn3m09YMS+qzE kYPrCNpLE7ymDuskp89cRGtrAu/K5t9igLUMNIbuSl4oxBxQQLEUMV0WN8iFk706RM3t QOMg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=rHfMHHob; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 7si35516569pfb.226.2019.01.13.22.23.58; Sun, 13 Jan 2019 22:24:14 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=rHfMHHob; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726686AbfANGVY (ORCPT + 99 others); Mon, 14 Jan 2019 01:21:24 -0500 Received: from mail-pl1-f193.google.com ([209.85.214.193]:40679 "EHLO mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726067AbfANGVY (ORCPT ); Mon, 14 Jan 2019 01:21:24 -0500 Received: by mail-pl1-f193.google.com with SMTP id u18so9663266plq.7; Sun, 13 Jan 2019 22:21:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=O0Aq60Ty1zxuCpN08rqRzpd02mNyDknai88ez97QkJQ=; b=rHfMHHobUdedsJ/OPKlpSepi+9jGjHym//XFBqWvE2C/nYdtVRj0qnhkh2y2O3+Sla 3s/cEauv93DxV1RVwSxIuTl+/iVuF+rVhBFRuRdqrs3leydIJ/2nPimhMPeLR8TO1QYb grI2qlY+bwJ7mEgePouA98BxDC/Wo6bKUPRaqXdsBYcMqCBegnf9jufaDhTaLt6umyVz 1xZbkCLAjZwdzBm+/43aLrvnI/wkdYxkZTeA0LVO3JnByxBr6iihrrux475gEEUF13UI b3HQIZauzpWd3sliBjcv+70gZ6+jkNHWYfRzJ9NZ8EcFvSxhGs7UrMKGi4PAopGTSVfM SXjw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=O0Aq60Ty1zxuCpN08rqRzpd02mNyDknai88ez97QkJQ=; b=pBREfqhW5BMr1FR9IWlz4K/mGnUyBkfAB+T4xI+JZoMpaAbCv+o0rA3+OuJW6rShxr E/w0KIGCRLF/SDimF1dryAnwm/S48MjDCOzVuuMaYaeKCYfHHZl3C+Xnm0pr1qLilHmZ O4GtFfcb3lbkAXIca6IhUzIzEs08qCy0QSMy8lHb1I3FSxBaHbvaV3UJszlPzw6mc6vH wAqzawQFQG8gpRsGYVc2Q8JQNvAAt94GE/m/4ZMhmYDpq01EblDk8Z3l8W0pwDNLQj+R y55sA+bOqBppJDWuyXavbjbp33DBio9Ka6mMphak6i7+V5yujM+tytqjcKZ3I1PQ70zt U7Gw== X-Gm-Message-State: AJcUukfqOGhjXK9xdMP7wZVTjKis6HogfyJss6dlpAzP7Zexpq+xLmjY 66CPMWiqIjr0vpawitSVaY4= X-Received: by 2002:a17:902:7687:: with SMTP id m7mr23938749pll.187.1547446883329; Sun, 13 Jan 2019 22:21:23 -0800 (PST) Received: from localhost.localdomain ([2001:268:c0a3:70f2:4411:7de2:8afe:823b]) by smtp.gmail.com with ESMTPSA id j197sm128384480pgc.76.2019.01.13.22.21.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 13 Jan 2019 22:21:22 -0800 (PST) From: William Breathitt Gray To: linus.walleij@linaro.org Cc: akpm@linux-foundation.org, linux-gpio@vger.kernel.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, andriy.shevchenko@linux.intel.com, linux@rasmusvillemoes.dk, William Breathitt Gray Subject: [PATCH v8 8/8] gpio: pcie-idio-24: Utilize for_each_set_clump8 macro Date: Mon, 14 Jan 2019 15:22:00 +0900 Message-Id: <2890078ffcb600b3073da29e58b369d106b9ad7e.1547445576.git.vilhelm.gray@gmail.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replace verbose implementation in get_multiple/set_multiple callbacks with for_each_set_clump8 macro to simplify code and improve clarity. Signed-off-by: William Breathitt Gray --- drivers/gpio/gpio-pcie-idio-24.c | 111 ++++++++++++------------------- 1 file changed, 42 insertions(+), 69 deletions(-) diff --git a/drivers/gpio/gpio-pcie-idio-24.c b/drivers/gpio/gpio-pcie-idio-24.c index 52f1647a46fd..2ceff1f5d8fd 100644 --- a/drivers/gpio/gpio-pcie-idio-24.c +++ b/drivers/gpio/gpio-pcie-idio-24.c @@ -198,52 +198,35 @@ static int idio_24_gpio_get_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct idio_24_gpio *const idio24gpio = gpiochip_get_data(chip); - size_t i; - const unsigned int gpio_reg_size = 8; - unsigned int bits_offset; - size_t word_index; - unsigned int word_offset; - unsigned long word_mask; - const unsigned long port_mask = GENMASK(gpio_reg_size - 1, 0); - unsigned long port_state; + unsigned int offset; + unsigned long gpio_mask; void __iomem *ports[] = { &idio24gpio->reg->out0_7, &idio24gpio->reg->out8_15, &idio24gpio->reg->out16_23, &idio24gpio->reg->in0_7, &idio24gpio->reg->in8_15, &idio24gpio->reg->in16_23, }; + const unsigned int ngpio = ARRAY_SIZE(ports) * 8; + size_t index; + unsigned long port_state; const unsigned long out_mode_mask = BIT(1); /* clear bits array to a clean slate */ bitmap_zero(bits, chip->ngpio); - /* get bits are evaluated a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports) + 1; i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* word index for bits array */ - word_index = BIT_WORD(bits_offset); - - /* gpio offset within current word of bits array */ - word_offset = bits_offset % BITS_PER_LONG; - - /* mask of get bits for current gpio within current word */ - word_mask = mask[word_index] & (port_mask << word_offset); - if (!word_mask) { - /* no get bits in this port so skip to next one */ - continue; - } + for_each_set_clump8(offset, gpio_mask, mask, ngpio) { + index = offset / 8; /* read bits from current gpio port (port 6 is TTL GPIO) */ - if (i < 6) - port_state = ioread8(ports[i]); + if (index < 6) + port_state = ioread8(ports[index]); else if (ioread8(&idio24gpio->reg->ctl) & out_mode_mask) port_state = ioread8(&idio24gpio->reg->ttl_out0_7); else port_state = ioread8(&idio24gpio->reg->ttl_in0_7); - /* store acquired bits at respective bits array offset */ - bits[word_index] |= (port_state << word_offset) & word_mask; + port_state &= gpio_mask; + + bitmap_set_value8(bits, ngpio, port_state, offset); } return 0; @@ -294,59 +277,49 @@ static void idio_24_gpio_set_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct idio_24_gpio *const idio24gpio = gpiochip_get_data(chip); - size_t i; - unsigned long bits_offset; + unsigned int offset; unsigned long gpio_mask; - const unsigned int gpio_reg_size = 8; - const unsigned long port_mask = GENMASK(gpio_reg_size, 0); - unsigned long flags; - unsigned int out_state; void __iomem *ports[] = { &idio24gpio->reg->out0_7, &idio24gpio->reg->out8_15, &idio24gpio->reg->out16_23 }; + const unsigned int ngpio = ARRAY_SIZE(ports) * 8; + size_t index; + unsigned int bitmask; + unsigned long flags; + unsigned int out_state; const unsigned long out_mode_mask = BIT(1); - const unsigned int ttl_offset = 48; - const size_t ttl_i = BIT_WORD(ttl_offset); - const unsigned int word_offset = ttl_offset % BITS_PER_LONG; - const unsigned long ttl_mask = (mask[ttl_i] >> word_offset) & port_mask; - const unsigned long ttl_bits = (bits[ttl_i] >> word_offset) & ttl_mask; - - /* set bits are processed a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports); i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* check if any set bits for current port */ - gpio_mask = (*mask >> bits_offset) & port_mask; - if (!gpio_mask) { - /* no set bits for this port so move on to next port */ - continue; - } - raw_spin_lock_irqsave(&idio24gpio->lock, flags); + for_each_set_clump8(offset, gpio_mask, mask, ngpio) { + index = offset / 8; - /* process output lines */ - out_state = ioread8(ports[i]) & ~gpio_mask; - out_state |= (*bits >> bits_offset) & gpio_mask; - iowrite8(out_state, ports[i]); + bitmask = bitmap_get_value8(bits, ngpio, offset) & gpio_mask; - raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); - } + raw_spin_lock_irqsave(&idio24gpio->lock, flags); - /* check if setting TTL lines and if they are in output mode */ - if (!ttl_mask || !(ioread8(&idio24gpio->reg->ctl) & out_mode_mask)) - return; + /* read bits from current gpio port (port 6 is TTL GPIO) */ + if (index < 6) { + out_state = ioread8(ports[index]); + } else if (ioread8(&idio24gpio->reg->ctl) & out_mode_mask) { + out_state = ioread8(&idio24gpio->reg->ttl_out0_7); + } else { + /* skip TTL GPIO if set for input */ + raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); + continue; + } - /* handle TTL output */ - raw_spin_lock_irqsave(&idio24gpio->lock, flags); + /* set requested bit states */ + out_state &= ~gpio_mask; + out_state |= bitmask; - /* process output lines */ - out_state = ioread8(&idio24gpio->reg->ttl_out0_7) & ~ttl_mask; - out_state |= ttl_bits; - iowrite8(out_state, &idio24gpio->reg->ttl_out0_7); + /* write bits for current gpio port (port 6 is TTL GPIO) */ + if (index < 6) + iowrite8(out_state, ports[index]); + else + iowrite8(out_state, &idio24gpio->reg->ttl_out0_7); - raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); + raw_spin_unlock_irqrestore(&idio24gpio->lock, flags); + } } static void idio_24_irq_ack(struct irq_data *data) -- 2.20.1