Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp3377600imu; Mon, 14 Jan 2019 01:47:11 -0800 (PST) X-Google-Smtp-Source: ALg8bN5hXc9QksYUOLvTMFIVTg+/zNZIb+LX3fGN5XnPW9ob4mfksm06mvKyyQvKmo/Z6UEZqj/E X-Received: by 2002:a63:4c4e:: with SMTP id m14mr20064099pgl.173.1547459231664; Mon, 14 Jan 2019 01:47:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547459231; cv=none; d=google.com; s=arc-20160816; b=oGRDTxZQ/l08+XGMhuRNJk/U2yl1YQBcmQnOc14K/emCTZMpGfXrpu9xPE7tA3ddQL Vn31Ln+3hZp5uln7ruGMTNvCQOB87WnrRQdlNJTaSkoSKWrocP7frXhjbig4jHljgX0L /TLnswv48IM/MyPZIz6BzJ5seEVtb/PcMw5ZE0aq89pNw1W4ZBhYDu99oAAJSiU2h3kc muRul8EnIxfxbe7WBEjF24pI+iuKqLkEFjfPaqHRskU5ATX3f01TU7Cz0BVfPkVhYr2G QrdVsD1yp2V60BRROfcarRWX78lUk4PzFFr4TdibHoA1W9VjX8smiEG5TozZYXv0f9ZN SjzQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=j/8TEAgXqAtF9O1V7AMzI1KQqUQAWXSwDpfVzc3VtZE=; b=FsoiM3ThcJKivPVvZP6Un4bizEalpLtOaPYOI8mi+iBy+BruU3xHhXXTl56gbxtaDo D+mKYDYFAN3c0F659E/Tcn5Xr53FqB7h3DR1OIC0mMIRzGx3tguosmr9JgkyAC85/q2k ZB6LhU2Z4ERE8TVM1bADLv8hHP0M96700z1Qazs2NBEWou8aTUi7QVNvvdtFOM8yTtYp EC4A0jPCv7lkOJf0IpSMhLhbhPFhJ3f3ffa7Xq/TtyfiK8Z8Gg587I3DikT7RjaIuK3G gsTk7hxrFkD71g6yt4KcKZF9fzKFdrkVqn5zUniPKf5OChBHk30PTRYSPRq7kPgb4Rg/ S9Ug== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=Q9dGnB55; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o22si26629185pgb.584.2019.01.14.01.46.56; Mon, 14 Jan 2019 01:47:11 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=Q9dGnB55; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726740AbfANJme (ORCPT + 99 others); Mon, 14 Jan 2019 04:42:34 -0500 Received: from hqemgate16.nvidia.com ([216.228.121.65]:2716 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726726AbfANJmd (ORCPT ); Mon, 14 Jan 2019 04:42:33 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Mon, 14 Jan 2019 01:42:04 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Mon, 14 Jan 2019 01:42:32 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Mon, 14 Jan 2019 01:42:32 -0800 Received: from [192.168.88.246] (10.124.1.5) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 14 Jan 2019 09:42:29 +0000 Subject: Re: [PATCH] regmap-irq: do not write mask register if mask_base is zero To: , , , CC: , Laxman Dewangan , Jinyoung Park , Venkat Reddy Talla References: <20190114093258.28431-1-markz@nvidia.com> From: Mark Zhang Message-ID: <90be2d42-977b-10a9-8c56-0b7a5c61a765@nvidia.com> Date: Mon, 14 Jan 2019 17:42:26 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:60.0) Gecko/20100101 Thunderbird/60.3.3 MIME-Version: 1.0 In-Reply-To: <20190114093258.28431-1-markz@nvidia.com> X-Originating-IP: [10.124.1.5] X-ClientProxiedBy: HQMAIL105.nvidia.com (172.20.187.12) To HQMAIL101.nvidia.com (172.20.187.10) Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1547458924; bh=j/8TEAgXqAtF9O1V7AMzI1KQqUQAWXSwDpfVzc3VtZE=; h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date: User-Agent:MIME-Version:In-Reply-To:X-Originating-IP: X-ClientProxiedBy:Content-Type:Content-Language: Content-Transfer-Encoding; b=Q9dGnB55poU9ZYEqutym8oWk5TUb40XoUPIpBcr/Aex6o4HFN/gPCSnOFG7kcow2F 3aCX3ivwLSY3GksRaw/cKC0G+wgPo1xXDIGDwyr+FS2/3o3M5PDN9RNcJrrWKn32Hf Ut9EUsaSKCpNZCZdTRhm6j6UVAc6xc6jdJyAbzsEkdETtYfqsY77a+A+0VSqpf2If7 4NYkdNCCLHWLmLQ9s3yixTFPyV6lL1D9ESgKQQSP6pneJcbratk/4B8I2VLZR2zPI1 gbLyrjODZJEwk+YuHJVq9MfzLA5b8g8g/M3LAbuORUAmrY58mEh3czDMaEgRNgHxld 5GNVT8E83JgPw== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some background infos: This patch fixes an issue when using max77620 gpio driver. The issue is that, max77620 doesn't have a dedicated GPIO interrupt mask register. If you want to mask a separate GPIO interrupt on max77620, you need to do that in it's type register(starting from register address 0x36 - 0x3D). So this means we can't find a proper register for "mask_base" property, while in current regmap-irq.c, it updates mask registers assuming "mask_base" is always provided. Maybe this patch is not the cleanest way to fix the issue, e.g: some chip's mask register address is zero, in that case, could you help to suggest what is the right way? Thanks, Mark On 1/14/2019 5:32 PM, Mark Zhang wrote: > If client have not provided the mask base register then do not > write into the mask register. > > Signed-off-by: Laxman Dewangan > Signed-off-by: Jinyoung Park > Signed-off-by: Venkat Reddy Talla > Signed-off-by: Mark Zhang > --- > drivers/base/regmap/regmap-irq.c | 6 ++++++ > 1 file changed, 6 insertions(+) > > diff --git a/drivers/base/regmap/regmap-irq.c b/drivers/base/regmap/regmap-irq.c > index d2d0014b0d23..330c1f7e9665 100644 > --- a/drivers/base/regmap/regmap-irq.c > +++ b/drivers/base/regmap/regmap-irq.c > @@ -108,6 +108,9 @@ static void regmap_irq_sync_unlock(struct irq_data *data) > * suppress pointless writes. > */ > for (i = 0; i < d->chip->num_regs; i++) { > + if (!d->chip->mask_base) > + continue; > + > reg = d->chip->mask_base + > (i * map->reg_stride * d->irq_reg_stride); > if (d->chip->mask_invert) { > @@ -588,6 +591,9 @@ int regmap_add_irq_chip(struct regmap *map, int irq, int irq_flags, > /* Mask all the interrupts by default */ > for (i = 0; i < chip->num_regs; i++) { > d->mask_buf[i] = d->mask_buf_def[i]; > + if (!chip->mask_base) > + continue; > + > reg = chip->mask_base + > (i * map->reg_stride * d->irq_reg_stride); > if (chip->mask_invert) >