Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp4484705imu; Tue, 15 Jan 2019 00:25:56 -0800 (PST) X-Google-Smtp-Source: ALg8bN5r3aSLzNiCWXByW0sBvDI15OF59UsfHnQ3IqE7GteGEBJihIDsNpz16QioKF/32QrIIBA9 X-Received: by 2002:a62:6408:: with SMTP id y8mr2767970pfb.202.1547540756642; Tue, 15 Jan 2019 00:25:56 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547540756; cv=none; d=google.com; s=arc-20160816; b=lMdShlkdlMUqjsy+XJ5DNxTC+4GqEsSi6kbdzCF7Le5hIEQqlqzSOnUVdMdf6OJ8U3 uYucgJryjj+BeuVr1J+UEWBAmTdiZog3dmbUm5qBflmpx7+H7L38zTT2Xp+gcX0ITJVx 6hUvCcbcIQx3upJ5eabZVxeUjfOmUIvU0xMM5BrMH3G4/7/qU1aKeEXjNRi2hfLeNmUC kmLiDXcDQ9JpFzeM2yDsEC32yLXNat8Mi61PvhAoK9yidA/l3BsFLv9quN6SXW3B+q4G 2mISeG/MoVr0xP1fCRa7DqPd+/i26nhnTRGSoEo3WNRWn/HBrkctTZCuJDqvkkrip0dZ ZX0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :references:in-reply-to:date:cc:to:from:subject:message-id; bh=OLf5UtdlH4PU1AJ0DsUtqooPFGD4tuMWteMinBcMH8Q=; b=0V82hL2xfV1Jz7xEuhaVSMdC2EtCNRLHdUcXt5gDP5rjNvi9XCmBvaXsXb9s2ByUha NIE5IQiWahFnCMVKwBRSQdG1BDSQAD84khMRy5+NaUNyVimsbGTbeWPtrqdlHuqAyM8V 5ytE8ZjMETwhY+5gSMwXF4yke5+g8/QeNfyE5m7DDNwKcp2x6OuGEjY6U5MkGVAFMW6A hDvApn98iFhta42ZmCu7sbQ4IkYwS8Xt8WmkU0W/A1D3+tZoKE8rimdUOizQuN7ANRW9 fpzp0GB0hqMgIr/P5E6GoUHEMihSSSBBVpKpgGbVXjzAbk425E6OwpBJ+xpWsGyvfEyd 0kxw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j28si2651987pgm.160.2019.01.15.00.25.27; Tue, 15 Jan 2019 00:25:56 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727369AbfAOH6I (ORCPT + 99 others); Tue, 15 Jan 2019 02:58:08 -0500 Received: from Mailgw01.mediatek.com ([1.203.163.78]:43861 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725869AbfAOH6I (ORCPT ); Tue, 15 Jan 2019 02:58:08 -0500 X-UUID: 58e05d900cf64d8db2d5414960be55f7-20190115 X-UUID: 58e05d900cf64d8db2d5414960be55f7-20190115 Received: from mtkcas35.mediatek.inc [(172.27.4.250)] by mailgw01.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 1134881265; Tue, 15 Jan 2019 15:57:56 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by MTKMBS31N1.mediatek.inc (172.27.4.69) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 15 Jan 2019 15:57:54 +0800 Received: from [172.21.77.33] (172.21.77.33) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Tue, 15 Jan 2019 15:57:54 +0800 Message-ID: <1547539075.18705.3.camel@mtkswgap22> Subject: Re: [PATCH v1 3/3] mtd: spi-nor: mtk-quadspi: rename config to a common one From: Ryder Lee To: CC: , , , , , , , , , Date: Tue, 15 Jan 2019 15:57:55 +0800 In-Reply-To: References: <67e650ca4fcaaddbbc98bf4e1cbe04647c990dc3.1547442452.git.ryder.lee@mediatek.com> <45dc2817e7f4baf5113de247b1a2cb30bf252d93.1547442452.git.ryder.lee@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.2.3-0ubuntu6 Content-Transfer-Encoding: 7bit MIME-Version: 1.0 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 2019-01-15 at 07:34 +0000, Tudor.Ambarus@microchip.com wrote: > Hi, Ryder, > > On 01/14/2019 07:12 AM, Ryder Lee wrote: > > The quadspi is a generic communication interface which could be shared > > with other MediaTek SoCs. Hence rename it to a common one. > > > > Signed-off-by: Ryder Lee > > --- > > Changes since v1: rebase to v5.0-rc1. > > The patch doesn't apply on v5.0-rc1 or rc2. > > --- > > drivers/mtd/spi-nor/Kconfig | 16 ++++++++-------- > > drivers/mtd/spi-nor/Makefile | 2 +- > > 2 files changed, 9 insertions(+), 9 deletions(-) > > > > diff --git a/drivers/mtd/spi-nor/Kconfig b/drivers/mtd/spi-nor/Kconfig > > index b433e5f..99d9d53 100644 > > --- a/drivers/mtd/spi-nor/Kconfig > > +++ b/drivers/mtd/spi-nor/Kconfig > > @@ -7,14 +7,6 @@ menuconfig MTD_SPI_NOR > > > > if MTD_SPI_NOR > > > > -config MTD_MT81xx_NOR > > - tristate "Mediatek MT81xx SPI NOR flash controller" > > - depends on HAS_IOMEM > > - help > > - This enables access to SPI NOR flash, using MT81xx SPI NOR flash > > - controller. This controller does not support generic SPI BUS, it only > > - supports SPI NOR Flash. > > - > > config MTD_SPI_NOR_USE_4K_SECTORS > > bool "Use small 4096 B erase sectors" > > default y > > @@ -68,6 +60,14 @@ config SPI_NXP_SPIFI > > Flash. Enable this option if you have a device with a SPIFI > > controller and want to access the Flash as a mtd device. > > > > +config SPI_MTK_QUADSPI > > Since you are moving the config into the file, would you mind to put your config > in an alphabetical order? > > Thanks, > ta Okay, I will send a new one to fix them. Thanks, Ryder > > + tristate "MediaTek Quad SPI controller" > > + depends on HAS_IOMEM > > + help > > + This enables support for the Quad SPI controller in master mode. > > + This controller does not support generic SPI. It only supports > > + SPI NOR. > > + > > config SPI_INTEL_SPI > > tristate > > > > diff --git a/drivers/mtd/spi-nor/Makefile b/drivers/mtd/spi-nor/Makefile > > index 2adedbe..189a15c 100644 > > --- a/drivers/mtd/spi-nor/Makefile > > +++ b/drivers/mtd/spi-nor/Makefile > > @@ -3,7 +3,7 @@ obj-$(CONFIG_MTD_SPI_NOR) += spi-nor.o > > obj-$(CONFIG_SPI_ASPEED_SMC) += aspeed-smc.o > > obj-$(CONFIG_SPI_CADENCE_QUADSPI) += cadence-quadspi.o > > obj-$(CONFIG_SPI_HISI_SFC) += hisi-sfc.o > > -obj-$(CONFIG_MTD_MT81xx_NOR) += mtk-quadspi.o > > +obj-$(CONFIG_SPI_MTK_QUADSPI) += mtk-quadspi.o > > obj-$(CONFIG_SPI_NXP_SPIFI) += nxp-spifi.o > > obj-$(CONFIG_SPI_INTEL_SPI) += intel-spi.o > > obj-$(CONFIG_SPI_INTEL_SPI_PCI) += intel-spi-pci.o > >