Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp5181851imu; Tue, 15 Jan 2019 12:42:04 -0800 (PST) X-Google-Smtp-Source: ALg8bN7Sk4fEdbgeuEH6jT6h6V2gs4w5hpI43xFphMvNOjeO/Y06DziicHDPXc5mGpHQC4dTe1fB X-Received: by 2002:a63:c904:: with SMTP id o4mr5427194pgg.331.1547584924640; Tue, 15 Jan 2019 12:42:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547584924; cv=none; d=google.com; s=arc-20160816; b=Jt09FFW+2NpSAV9jyRI4tLbEoQHcw3r4A/4Aht6ktVHjhSbacdpB7ngKwodh6wZGAG /HUbSICNYH0DJ9ORiZXPoEqNXVSDdq+j4XwL8lFM/3Z3uCC/arbil1eoJl0BxZtjm6Ic WN7CKhvgud/BQn+tCtGKh+SYfusWzwS3W0RRd7kBByQ2W3yE7RpQXE86i8dknaEFx6mX LMzcnWrgwUNVgfBYSz+pquAOclxbcsZO2u1jj+WCA8fuDjgoFf4MSh4T6B/x+7iJee5R NPhavE55FhHCHr+qmvrTnjPX2rrOnJsRhRfMUUoHyNY7EWjfVu5vp60eL9KdK8sBrxuo YU7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=JKNrP4LMKc5cIVCWmEvqHm+O3ex8z1vqFO7zSCebutI=; b=iey3gkDGVfc0DLYR3xcAVLGQc3KldS6Hi/rPDdKOETNCtuRdVF8jYl8L4UunAlSaU7 fa52QZ1rtP+ps7c57ADRi6Lse+sxF17rzQSjoXyNC48sV97k2zN4BQBjnLrz5kqK9VNv 210ouH+Vj6jfuU8UXSwmzHz7bg1r/OXqz1Jz08AhtOMJRzPJeU7GHaUQ3ecQHlhJS3cg RuwOc5Lu4J1qcOL0jDrnak5WQu8XOftOwwareMin5qrvfQbcjQJ23eWKZn7AOKWn2eCO JYw4WL5MUzAI6LmHA78rV2cz4wKE0qHaKEYKJdvzEY9SlBdYkWaY5IgD6GQ8DxZvDpPG WWQg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=scovxf7a; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j20si4049388pgh.224.2019.01.15.12.41.48; Tue, 15 Jan 2019 12:42:04 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=scovxf7a; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732585AbfAOQkY (ORCPT + 99 others); Tue, 15 Jan 2019 11:40:24 -0500 Received: from mail.kernel.org ([198.145.29.99]:56722 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730179AbfAOQkW (ORCPT ); Tue, 15 Jan 2019 11:40:22 -0500 Received: from localhost (5356596B.cm-6-7b.dynamic.ziggo.nl [83.86.89.107]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 64CB520675; Tue, 15 Jan 2019 16:40:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1547570421; bh=ZpufyZ1VggmNIwkVwG+NDvYcKj8XMF4EXDNP9KjNWjQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=scovxf7asgrFXS9OUuZPTa8zofsAYCJmiR8bCWTrQWg7MPP+SupFTCrZOiaTMtPhY 7Dv/nuWCwZba9MmqmSrCDE2YKJT8fZL98EpHKrirYNC6T7gAVWoe4+pehixY+3ONpr Jv76bxFlmT74qWqCEIULxadkup5qKjVe5KRlU3eg= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, Hans de Goede , Andy Shevchenko , "Rafael J. Wysocki" Subject: [PATCH 4.14 17/27] ACPI / PMIC: xpower: Fix TS-pin current-source handling Date: Tue, 15 Jan 2019 17:36:06 +0100 Message-Id: <20190115154902.287668400@linuxfoundation.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190115154901.189747728@linuxfoundation.org> References: <20190115154901.189747728@linuxfoundation.org> User-Agent: quilt/0.65 X-stable: review X-Patchwork-Hint: ignore MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 4.14-stable review patch. If anyone has any objections, please let me know. ------------------ From: Hans de Goede commit 2b531d71595d2b5b12782a49b23c335869e2621e upstream. The current-source used for the battery temp-sensor (TS) is shared with the GPADC. For proper fuel-gauge and charger operation the TS current-source needs to be permanently on. But to read the GPADC we need to temporary switch the TS current-source to ondemand, so that the GPADC can use it, otherwise we will always read an all 0 value. The switching from on to on-ondemand is not necessary when the TS current-source is off (this happens on devices which do not have a TS). Prior to this commit there were 2 issues with our handling of the TS current-source switching: 1) We were writing hardcoded values to the ADC TS pin-ctrl register, overwriting various other unrelated bits. Specifically we were overwriting the current-source setting for the TS and GPIO0 pins, forcing it to 80ųA independent of its original setting. On a Chuwi Vi10 tablet this was causing us to get a too high adc value (due to a too high current-source) resulting in acpi_lpat_raw_to_temp() returning -ENOENT, resulting in: ACPI Error: AE_ERROR, Returned by Handler for [UserDefinedRegion] ACPI Error: Method parse/execution failed \_SB.SXP1._TMP, AE_ERROR This commit fixes this by using regmap_update_bits to change only the relevant bits. 2) At the end of intel_xpower_pmic_get_raw_temp() we were unconditionally enabling the TS current-source even on devices where the TS-pin is not used and the current-source thus was off on entry of the function. This commit fixes this by checking if the TS current-source is off when entering intel_xpower_pmic_get_raw_temp() and if so it is left as is. Fixes: 58eefe2f3f53 (ACPI / PMIC: xpower: Do pinswitch ... reading GPADC) Signed-off-by: Hans de Goede Acked-by: Andy Shevchenko Cc: 4.14+ # 4.14+ Signed-off-by: Rafael J. Wysocki Signed-off-by: Greg Kroah-Hartman --- drivers/acpi/pmic/intel_pmic_xpower.c | 41 +++++++++++++++++++++++++++------- 1 file changed, 33 insertions(+), 8 deletions(-) --- a/drivers/acpi/pmic/intel_pmic_xpower.c +++ b/drivers/acpi/pmic/intel_pmic_xpower.c @@ -27,8 +27,11 @@ #define GPI1_LDO_ON (3 << 0) #define GPI1_LDO_OFF (4 << 0) -#define AXP288_ADC_TS_PIN_GPADC 0xf2 -#define AXP288_ADC_TS_PIN_ON 0xf3 +#define AXP288_ADC_TS_CURRENT_ON_OFF_MASK GENMASK(1, 0) +#define AXP288_ADC_TS_CURRENT_OFF (0 << 0) +#define AXP288_ADC_TS_CURRENT_ON_WHEN_CHARGING (1 << 0) +#define AXP288_ADC_TS_CURRENT_ON_ONDEMAND (2 << 0) +#define AXP288_ADC_TS_CURRENT_ON (3 << 0) static struct pmic_table power_table[] = { { @@ -211,22 +214,44 @@ static int intel_xpower_pmic_update_powe */ static int intel_xpower_pmic_get_raw_temp(struct regmap *regmap, int reg) { + int ret, adc_ts_pin_ctrl; u8 buf[2]; - int ret; - ret = regmap_write(regmap, AXP288_ADC_TS_PIN_CTRL, - AXP288_ADC_TS_PIN_GPADC); + /* + * The current-source used for the battery temp-sensor (TS) is shared + * with the GPADC. For proper fuel-gauge and charger operation the TS + * current-source needs to be permanently on. But to read the GPADC we + * need to temporary switch the TS current-source to ondemand, so that + * the GPADC can use it, otherwise we will always read an all 0 value. + * + * Note that the switching from on to on-ondemand is not necessary + * when the TS current-source is off (this happens on devices which + * do not use the TS-pin). + */ + ret = regmap_read(regmap, AXP288_ADC_TS_PIN_CTRL, &adc_ts_pin_ctrl); if (ret) return ret; - /* After switching to the GPADC pin give things some time to settle */ - usleep_range(6000, 10000); + if (adc_ts_pin_ctrl & AXP288_ADC_TS_CURRENT_ON_OFF_MASK) { + ret = regmap_update_bits(regmap, AXP288_ADC_TS_PIN_CTRL, + AXP288_ADC_TS_CURRENT_ON_OFF_MASK, + AXP288_ADC_TS_CURRENT_ON_ONDEMAND); + if (ret) + return ret; + + /* Wait a bit after switching the current-source */ + usleep_range(6000, 10000); + } ret = regmap_bulk_read(regmap, AXP288_GP_ADC_H, buf, 2); if (ret == 0) ret = (buf[0] << 4) + ((buf[1] >> 4) & 0x0f); - regmap_write(regmap, AXP288_ADC_TS_PIN_CTRL, AXP288_ADC_TS_PIN_ON); + if (adc_ts_pin_ctrl & AXP288_ADC_TS_CURRENT_ON_OFF_MASK) { + regmap_update_bits(regmap, AXP288_ADC_TS_PIN_CTRL, + AXP288_ADC_TS_CURRENT_ON_OFF_MASK, + AXP288_ADC_TS_CURRENT_ON); + } return ret; }