Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1033500imu; Wed, 16 Jan 2019 11:33:00 -0800 (PST) X-Google-Smtp-Source: ALg8bN4WGhSDQ7QIEj32Tl+eAGZTLGsxmeHfLdcc4xXhPM3mTYhqQEATAhmVeq6sAfCYag2JWYNL X-Received: by 2002:a63:2d46:: with SMTP id t67mr10553449pgt.140.1547667180903; Wed, 16 Jan 2019 11:33:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547667180; cv=none; d=google.com; s=arc-20160816; b=XKAkqxwVtifIlPwGfmRmNeUfGJenbXhoB3vTPIqE+uof7+Av+Yf68cOjlSimLjVvzn SG6sdGmRTmQUGqdVMdjAnqDi2WlmDi84wxu5tgwDVRLScGcCI6dQTSOPP/eMXDGWfOrC dV1t5o7TEbAGdyioNPbBFenjZR7Q/i/j6bDh/TLZlwE9A/jsF8OCB7SZQGwubCM7bGdg zPXiYt4T9oZN/lHoh0c8vQvLTOtDS4Afln2SFwpMbWuWnxmGJ+F5K7Y50NkT0grLIeOX 2+LzpSmkMv+ayQlB3TrAhkBjSBkvPcptPIIWdQirX2t0xip/cXbIlAPncoBT5v79hKN7 9edg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:references:cc:to:from:subject; bh=/s1erVkzQ4Il1Fylj+JYae5YM3UptLlFdamdSRKLQOI=; b=hU26xew7KVUa5bTeb3FtnK6Bxp0q5BNt9SaxYu5utyIdD819EZwXeknmdnTfJsqAQs 2JyWkK10dahYA4ftwlJV2fkq5DdQrGRcjbCS0BBIDw57A38O5SktogPIvRxOSrDb9ltP lCHdw8RlubVverWonpERwKqcJn2sclTVwlQ7eJftwa7iOV3kAGEcn7/C1CxcTq7vnodp YpMQi3Fbno/bpO9r65P1drSQ96O1qMoks17j2AY7CXvX0SAUdFL7rlnVKHRpVjcWK/0L 446smxnSE9qWdvqM7LWzfqxpf0ffwjimvF75YbMO8D8BK2paxWOy9Q5fg4EOQ6jdG2k9 cONg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t184si7319951pfb.22.2019.01.16.11.32.42; Wed, 16 Jan 2019 11:33:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2392315AbfAPLBr (ORCPT + 99 others); Wed, 16 Jan 2019 06:01:47 -0500 Received: from smtp3-g21.free.fr ([212.27.42.3]:26110 "EHLO smtp3-g21.free.fr" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389534AbfAPLBq (ORCPT ); Wed, 16 Jan 2019 06:01:46 -0500 Received: from [192.168.108.68] (unknown [213.36.7.13]) (Authenticated sender: marc.w.gonzalez) by smtp3-g21.free.fr (Postfix) with ESMTPSA id 87D4313F8B7; Wed, 16 Jan 2019 12:01:31 +0100 (CET) Subject: [RFC PATCH v2 2/4] arm64: dts: qcom: msm8998: Add UFS nodes From: Marc Gonzalez To: MSM Cc: LKML , Jeffrey Hugo , Bjorn Andersson , Andy Gross , Rob Herring References: <88e04336-723f-c157-0384-c5054a73e0a4@free.fr> Message-ID: Date: Wed, 16 Jan 2019 11:56:50 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.2.1 MIME-Version: 1.0 In-Reply-To: <88e04336-723f-c157-0384-c5054a73e0a4@free.fr> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add host controller and PHY DT nodes. Signed-off-by: Marc Gonzalez --- TODO: check whether the driver uses the 'resets' prop --- arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi | 20 +++++++ arch/arm64/boot/dts/qcom/msm8998.dtsi | 63 +++++++++++++++++++++++ 2 files changed, 83 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi b/arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi index 50e9033aa7f6..cd1c9e84eab7 100644 --- a/arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8998-mtp.dtsi @@ -257,3 +257,23 @@ pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>; pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>; }; + +&ufshc { + vdd-hba-fixed-regulator; + vcc-supply = <&vreg_l20a_2p95>; + vccq-supply = <&vreg_l26a_1p2>; + vccq2-supply = <&vreg_s4a_1p8>; + vcc-max-microamp = <750000>; + vccq-max-microamp = <560000>; + vccq2-max-microamp = <750000>; +}; + +&ufsphy { + vdda-phy-supply = <&vreg_l1a_0p875>; + vdda-pll-supply = <&vreg_l2a_1p2>; + vddp-ref-clk-supply = <&vreg_l26a_1p2>; + vdda-phy-max-microamp = <51400>; + vdda-pll-max-microamp = <14600>; + vddp-ref-clk-max-microamp = <100>; + vddp-ref-clk-always-on; +}; diff --git a/arch/arm64/boot/dts/qcom/msm8998.dtsi b/arch/arm64/boot/dts/qcom/msm8998.dtsi index 6f4f4b79853b..36fd2e614464 100644 --- a/arch/arm64/boot/dts/qcom/msm8998.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8998.dtsi @@ -711,6 +711,69 @@ redistributor-stride = <0x0 0x20000>; interrupts = ; }; + + ufshc: ufshc@1da4000 { + compatible = "qcom,msm8998-ufshc", "qcom,ufshc", + "jedec,ufs-2.0"; + reg = <0x1da4000 0x2500>; + interrupts = ; + phys = <&ufsphy_lanes>; + phy-names = "ufsphy"; + lanes-per-direction = <2>; + power-domains = <&gcc UFS_GDSC>; + + clock-names = + "core_clk", + "bus_aggr_clk", + "iface_clk", + "core_clk_unipro", + "ref_clk", + "tx_lane0_sync_clk", + "rx_lane0_sync_clk", + "rx_lane1_sync_clk"; + clocks = + <&gcc GCC_UFS_AXI_CLK>, + <&gcc GCC_AGGRE1_UFS_AXI_CLK>, + <&gcc GCC_UFS_AHB_CLK>, + <&gcc GCC_UFS_UNIPRO_CORE_CLK>, + <&rpmcc RPM_SMD_LN_BB_CLK1>, + <&gcc GCC_UFS_TX_SYMBOL_0_CLK>, + <&gcc GCC_UFS_RX_SYMBOL_0_CLK>, + <&gcc GCC_UFS_RX_SYMBOL_1_CLK>; + freq-table-hz = + <50000000 200000000>, + <0 0>, + <0 0>, + <37500000 150000000>, + <0 0>, + <0 0>, + <0 0>, + <0 0>; + + resets = <&gcc GCC_UFS_BCR>; + reset-names = "rst"; + }; + + ufsphy: phy@1da7000 { + compatible = "qcom,sdm845-qmp-ufs-phy"; + reg = <0x1da7000 0x18c>; + #address-cells = <1>; + #size-cells = <1>; + ranges; + clock-names = "ref", "ref_aux"; + clocks = + <&gcc GCC_UFS_CLKREF_CLK>, + <&gcc GCC_UFS_PHY_AUX_CLK>; + + ufsphy_lanes: lanes@1da7400 { + reg = <0x1da7400 0x128>, + <0x1da7600 0x1fc>, + <0x1da7c00 0x1dc>, + <0x1da7800 0x128>, + <0x1da7a00 0x1fc>; + #phy-cells = <0>; + }; + }; }; }; -- 2.17.1