Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1789928imu; Thu, 17 Jan 2019 03:20:59 -0800 (PST) X-Google-Smtp-Source: ALg8bN7saAaQfjJBHbgehFduPZ16Rf3j2dGmDot65ty1uLco5S4DFsRFE6YphEeORqxWOaeGyI7I X-Received: by 2002:a62:c613:: with SMTP id m19mr14580783pfg.207.1547724059171; Thu, 17 Jan 2019 03:20:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547724059; cv=none; d=google.com; s=arc-20160816; b=lDqLdLqPNZ4TXnJ6dXpquw0WHO9Rr0L5Mtqlfu4hejcq0zC7yNcrrt2PNMC5ZD75kg uqXTaUvY3w/fbwxNJFZusGo79SOYXh2R+O4LZJfD0N7yIXEG+vNDBKCWIlUTnBdjVvy0 qTgCZLeNLC4wMI+d30rNkDqG6YJYL+BBCO/no8hYkcHx5BzQ8zZ7VQXeXcvJcdtpJ630 lRJPBLsX8CXcWjfTSekirRvmxhehFmj+GmO2Ct3s0xdbunw9VT32IzPbVK27qa9txfVP Q9NxfL1VAoYNtAbtOoIYl+ELFqp0tl2EeCvp12uQZ+c02SEdrpUHhSORKEWz3mSHgxHt xjkQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=ZxHUdVnlXkELcuxrAMDSXBt5hjNh8+5i8U5fK8rlyEc=; b=JukPCHf7If+H/1cbm/pbmI7xMn/dpjp/29HS5iepv1sepJepV/NtFd5CBGBgJ0k/nC pEMzyI4OUuZ+OyPGR1DrTOUcOmDOPlLZ567oy4lXEjyN+cmYRmJUY0KYrSKAqjrQ2XRv BvyHbWbj7ZMvu5kmned840Zrv+e6aJh9TRE5RiIziroE4h6oZ9YFt3PH86dVlnSHVR+A cg1WQNX50rA45KG/VHIZmx3TvQUoLnUl6IP8+16ZslpkcZzQ4Ehem5VUFDeUEr12Iw1h VIyfossk2NCAVnA5frn54ggOQnNtf3ZmMCCDyQ/64ugsq2pq3qXPTIG0hkxFJ7PNhBAt nMeQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l5si1466073pls.423.2019.01.17.03.20.43; Thu, 17 Jan 2019 03:20:59 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726818AbfAQCRx (ORCPT + 99 others); Wed, 16 Jan 2019 21:17:53 -0500 Received: from inva021.nxp.com ([92.121.34.21]:47772 "EHLO inva021.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725385AbfAQCRx (ORCPT ); Wed, 16 Jan 2019 21:17:53 -0500 Received: from inva021.nxp.com (localhost [127.0.0.1]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 8CDB12001F4; Thu, 17 Jan 2019 03:17:50 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva021.eu-rdc02.nxp.com (Postfix) with ESMTP id 403012001EA; Thu, 17 Jan 2019 03:17:46 +0100 (CET) Received: from titan.ap.freescale.net (TITAN.ap.freescale.net [10.192.208.233]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 9F9BF402EE; Thu, 17 Jan 2019 10:17:40 +0800 (SGT) From: Peng Ma To: shawnguo@kernel.org Cc: leoyang.li@nxp.com, robh+dt@kernel.org, mark.rutland@arm.com, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, andy.tang@nxp.com, Peng Ma Subject: [v3] arm64: dts: lx2160a: add sata node support Date: Thu, 17 Jan 2019 02:12:24 +0000 Message-Id: <20190117021224.19021-1-peng.ma@nxp.com> X-Mailer: git-send-email 2.14.1 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add SATA device nodes for fsl-lx2160a and enable support for QDS and RDB boards. Signed-off-by: Peng Ma --- changed for V3: - updated the commit log arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts | 16 +++++++ arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts | 16 +++++++ arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi | 44 +++++++++++++++++++++ 3 files changed, 76 insertions(+), 0 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts b/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts index 99a22ab..1a5acf6 100644 --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts @@ -95,6 +95,22 @@ }; }; +&sata0 { + status = "okay"; +}; + +&sata1 { + status = "okay"; +}; + +&sata2 { + status = "okay"; +}; + +&sata3 { + status = "okay"; +}; + &uart0 { status = "okay"; }; diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts b/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts index 6481e5f..5b6799e 100644 --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts @@ -102,6 +102,22 @@ }; }; +&sata0 { + status = "okay"; +}; + +&sata1 { + status = "okay"; +}; + +&sata2 { + status = "okay"; +}; + +&sata3 { + status = "okay"; +}; + &uart0 { status = "okay"; }; diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi index a79f5c1..592034b 100644 --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi @@ -671,6 +671,50 @@ status = "disabled"; }; + sata0: sata@3200000 { + compatible = "fsl,lx2160a-ahci"; + reg = <0x0 0x3200000 0x0 0x10000>, + <0x7 0x100520 0x0 0x4>; + reg-names = "ahci", "sata-ecc"; + interrupts = ; + clocks = <&clockgen 4 3>; + dma-coherent; + status = "disabled"; + }; + + sata1: sata@3210000 { + compatible = "fsl,lx2160a-ahci"; + reg = <0x0 0x3210000 0x0 0x10000>, + <0x7 0x100520 0x0 0x4>; + reg-names = "ahci", "sata-ecc"; + interrupts = ; + clocks = <&clockgen 4 3>; + dma-coherent; + status = "disabled"; + }; + + sata2: sata@3220000 { + compatible = "fsl,lx2160a-ahci"; + reg = <0x0 0x3220000 0x0 0x10000>, + <0x7 0x100520 0x0 0x4>; + reg-names = "ahci", "sata-ecc"; + interrupts = ; + clocks = <&clockgen 4 3>; + dma-coherent; + status = "disabled"; + }; + + sata3: sata@3230000 { + compatible = "fsl,lx2160a-ahci"; + reg = <0x0 0x3230000 0x0 0x10000>, + <0x7 0x100520 0x0 0x4>; + reg-names = "ahci", "sata-ecc"; + interrupts = ; + clocks = <&clockgen 4 3>; + dma-coherent; + status = "disabled"; + }; + smmu: iommu@5000000 { compatible = "arm,mmu-500"; reg = <0 0x5000000 0 0x800000>; -- 1.7.1