Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp4688426imu; Sat, 19 Jan 2019 16:02:59 -0800 (PST) X-Google-Smtp-Source: ALg8bN46ixREWQ6IY5HMRRB8+IbNTSngue+zKjE8Al08Gf0WWLIm3EvdPb9P6MiuI6R6q5AVJYs/ X-Received: by 2002:a17:902:2887:: with SMTP id f7mr23866937plb.176.1547942579779; Sat, 19 Jan 2019 16:02:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547942579; cv=none; d=google.com; s=arc-20160816; b=cg1CQ/QiPjfr+wg662GYS8/nldvhkgGaOKYHYap6CfziMkVqjnHJzbDBZVSLX/vtEj SI3TqntSXX0I3+CA4KOLhL0Y5K+eivONlF0JdzYqKF8H7xbNzG2ZKJZjNTfVbUzCE7oR zQBOHghKbnDWFHE6jIISH8KiEbS8AG2TF0gWGp0IZ7hiBOT30kxY2hAI9yQsc20G2CYi c6+5hi92hkL+ZvKdy+crjCl4Y5G1vUMfxOi9hLGY4KHXtvmQ0R9zKfpiC7a9FjO5oJa9 QqE9oK+VN8Cnln8mKu651ZUxOeUi8O4NaLwlHy/10W30ZD/3lnZJd9hL2JEOa2Vzlt4C wBLw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=ckhEc/2s70OMMie8WZgJTZSDpnRlAE3l/KiRE9WypIA=; b=Z7VO/m1KMCe9Hsp6cX2zzZUypEE2GMvI5EUqhwgJDgeoxOtidtBNyEdOBAS7KjJEkI k9jWjOMQ4IEDtYQ2/InSny8y/DK7z+B4SutAJ4g6pwBMvtIV74NTvG//1BX8g6tEXug8 HRiy+zGPfxiexQqa3QPSOLtIdGS60q2hi9Jg6sIdPldG2tCuAhAhYhRptZHDeEhXykeH kSpsplw583Fiy4W/LTih2xXoOVjngpzPrUWVdG39u3Loxf5nGUrTYsjVAsiz7XQFzr3Z +MNhfotKFaQGdGRpaQSFX1OFuDThQin2qZfyAcGA7haBfsYJn3cA8JG0gAnDou/mDG/s yftw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b12si7985528pls.32.2019.01.19.16.02.42; Sat, 19 Jan 2019 16:02:59 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729906AbfATABZ (ORCPT + 99 others); Sat, 19 Jan 2019 19:01:25 -0500 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:46910 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729803AbfATABZ (ORCPT ); Sat, 19 Jan 2019 19:01:25 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 9BF36A78; Sat, 19 Jan 2019 16:01:24 -0800 (PST) Received: from brain-police (usa-sjc-mx-foss1.foss.arm.com [217.140.101.70]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 6972C3F6A8; Sat, 19 Jan 2019 16:01:22 -0800 (PST) Date: Sun, 20 Jan 2019 00:01:18 +0000 From: Will Deacon To: Vivek Gautam Cc: robin.murphy@arm.com, joro@8bytes.org, iommu@lists.linux-foundation.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, tfiga@chromium.org Subject: Re: [PATCH 2/2] iommu/arm-smmu: Add support for non-coherent page table mappings Message-ID: <20190120000117.GH26876@brain-police> References: <20190117092718.1396-1-vivek.gautam@codeaurora.org> <20190117092718.1396-3-vivek.gautam@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190117092718.1396-3-vivek.gautam@codeaurora.org> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Jan 17, 2019 at 02:57:18PM +0530, Vivek Gautam wrote: > Adding a device tree option for arm smmu to enable non-cacheable > memory for page tables. > We already enable a smmu feature for coherent walk based on > whether the smmu device is dma-coherent or not. Have an option > to enable non-cacheable page table memory to force set it for > particular smmu devices. Hmm, I must be missing something here. What is the difference between this new property, and simply omitting dma-coherent on the SMMU? Will