Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp5102384imu; Sun, 20 Jan 2019 03:38:53 -0800 (PST) X-Google-Smtp-Source: ALg8bN7Dm8b4neMzQtc7XCkUt3sz6+3NF8G93VFnOxuUWrLMVMq6JzfYtyzpuAiVS/h4mHPUiCIF X-Received: by 2002:a17:902:1745:: with SMTP id i63mr25329334pli.145.1547984333068; Sun, 20 Jan 2019 03:38:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547984333; cv=none; d=google.com; s=arc-20160816; b=nWup8Qf8Pbk7ZlMQRYbzAYY5Nyfm2xVdTujpud8Mls8W2NBgoPxxl5FoZKEj6JRjAx 5SNHWHtub+Y2j8PefXl+RALfEzZZb+p8Co+kDaJbz/vEN0fgxn9S7lNDQTr2MQEl53bc 0UIusvOiQDPWqzutS/wkIumNuwwOmqGLLOIUQnoBDjYLHoDY/kaD5RSybv/z5V/FfwuT 5DnQdHztAnyotHlIpgGNJKuOfCpGT0pUnAC9jNPmfMXmBKk44EUBg8QaaZUqHXlo4JPE uZ14ljv8yp3ACZS//dil9p+Urf6oyerV1oUUbMiOdiPpRMvPmCM8l1VKMrkx5HfbQFu+ 5KSQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:organization:user-agent :references:in-reply-to:subject:cc:to:from:message-id:date; bh=S9YkUQmou/yaa99geBURpLVOq54YwsL9rhF0Sizgd1g=; b=QfaQNHtMP57svktCjBK0kZ8gYRMDPHyu0+exdCvGDS7VvYwHbsJxLOuWJs57YeFi+G Z+zmYWEa3bIHdg/XwYG0CH3o6rvsbgZAJaYjpUM34XwFEXPeJpJfXRxsE01US6XEk/HD 9n2Y9Lxqsqjr0ERK2j8u8qepwEvtaWHCQHmPwWTGLXbzlRJZtLyHr9BE6Ie20Yk6QTGE gPoUGOpaLkGt/9SoOFU420dBavrU9j1glIlTZaC8A5QNsuwtLG1HvOUudQF3x5yha6Qi aCX0mE/X2/n4RbfpU5PSTE4G6cxg0731MxHTmFV8aLngQTEemEXR2YikrD2kLD/8f8lH EhYA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f4si9414894plf.370.2019.01.20.03.38.37; Sun, 20 Jan 2019 03:38:53 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730541AbfATLgj (ORCPT + 99 others); Sun, 20 Jan 2019 06:36:39 -0500 Received: from foss.arm.com ([217.140.101.70]:49264 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730484AbfATLgj (ORCPT ); Sun, 20 Jan 2019 06:36:39 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 313CAA78; Sun, 20 Jan 2019 03:36:38 -0800 (PST) Received: from big-swifty.misterjones.org (usa-sjc-mx-foss1.foss.arm.com [217.140.101.70]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 380803F557; Sun, 20 Jan 2019 03:36:33 -0800 (PST) Date: Sun, 20 Jan 2019 11:36:30 +0000 Message-ID: <86h8e3a7cx.wl-marc.zyngier@arm.com> From: Marc Zyngier To: Linus Walleij Cc: Brian Masney , Stephen Boyd , Bjorn Andersson , Andy Gross , Shawn Guo , Doug Anderson , "open list:GPIO SUBSYSTEM" , Nicolas Dechesne , Niklas Cassel , David Brown , Rob Herring , Mark Rutland , "thierry.reding@gmail.com" , linux-arm-msm@vger.kernel.org, "linux-kernel@vger.kernel.org" , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" Subject: Re: [PATCH v6 00/15] qcom: spmi: add support for hierarchical IRQ chip In-Reply-To: References: <20190119204252.18370-1-masneyb@onstation.org> User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue) FLIM/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL/10.8 EasyPG/1.0.0 Emacs/25.1 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO) Organization: ARM Ltd MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") Content-Type: text/plain; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, 19 Jan 2019 23:13:45 +0000, Linus Walleij wrote: > > On Sat, Jan 19, 2019 at 9:43 PM Brian Masney wrote: > > > This patch series adds hierarchical IRQ chip support to spmi-gpio so > > that device tree consumers can request an IRQ directly from the GPIO > > block rather than having to request an IRQ from the underlying PMIC. > > > > For more background information, see the email thread with Linus > > Walleij's excellent description of the problem at > > https://www.spinics.net/lists/linux-gpio/msg34655.html. > > > > This work was tested on a LG Nexus 5 (hammerhead) phone. My status page > > at https://masneyb.github.io/nexus-5-upstream/ describes what is working > > so far with the upstream kernel. > > > > Changes since v5: > > - Patch 4: Set handler to edge or level when the IRQ is mapped. > > - Patch 7: Change IRQ_TYPE_NONE to IRQ_TYPE_EDGE_RISING > > - Patch 14: New patch to validate type when mapping IRQ > > If Marc Z is happy I think I will apply all patches on an immutable branch in As a matter of fact, I am! > the pin control tree, so that ARM SoC and GPIO can pull it in later if need > be. (E.g. if they get conflicts.) > > I was thinking to also include the DTS changes as it all is so neatly > coupled, then offer the branch to ARM SoC. > > Anyone against? No objection from me whatsoever. Thanks, M. -- Jazz is not dead, it just smell funny.