Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp6359624imu; Mon, 21 Jan 2019 07:35:29 -0800 (PST) X-Google-Smtp-Source: ALg8bN75/YetuOPDRIM18QDstZYqgZNo3j3+bxG9AHffVH2mDytUM9I2fgJ7EYDyb96Egtpk7Nv4 X-Received: by 2002:a17:902:ba89:: with SMTP id k9mr31019041pls.189.1548084929602; Mon, 21 Jan 2019 07:35:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548084929; cv=none; d=google.com; s=arc-20160816; b=ai8DTmit7TMM42VwFf26Rd6cRWLuwPQ6AjAYDhA+qF8MBUWdihmTEKx1z5R4MTSriQ /Nm/wEzltOXFP5PDOWyi/ij0lnPMu08GDDLNx14Vy0G515ftRkGalJXQxFK9988ZXREn FKAJiic6RkVYJUFdgISZvd6TGlnXYy4jJxZbmPeZ5B80IuiooNRqfzzTxk7ayViNqkrp xkjX9eOyJb0TeqI6W+Bplg2mZVlunOrIMs15xmoewWSouHl5uD/LLYjOj0vNCKjSY3Uf XQCiBO9Ky0zc28HaxVX0wncmho5jSlL3w2sGITfi+F26oO/0rvPYZ8CAy5Dx1DMP+wdq +eGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=peDgArZDrYYPSZj60KPXg6d3Xtl44U4rWVH8yIV9xzI=; b=Ir/AA/2aUfCmNdKzt/2oxwe3qWLU+HGcwJdR6q7zmU9t7HzWmJ5G84DeSI+w0Qnzyh ns1WFLVzmLeLd68cY32B3+SySwjbqrmgNDllnwz2DUDpU09FxVYoOw9GlmoDgr10zQK1 oXouL7mKnt8MpW5UP6xOivhha17Me7Q1xSGBvqoCg8Zae6ak0KuP188+riQ7lgROyJ6d YRvt49/SI6xyhSJW0syd1CvSX/WxWt7N59XIKUovSVHNK/f2lKLRv/FPEFuSG0ihipNS YY6VJOoKs5OXpOiVZYPY1tSoWLD0DugeWZBpkbpwr+NKhxlSWm0ba4sK2p15bBldtcxZ m1gg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w12si12068506pfn.212.2019.01.21.07.35.13; Mon, 21 Jan 2019 07:35:29 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728988AbfAUPeB (ORCPT + 99 others); Mon, 21 Jan 2019 10:34:01 -0500 Received: from foss.arm.com ([217.140.101.70]:36360 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728515AbfAUPeB (ORCPT ); Mon, 21 Jan 2019 10:34:01 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id B07ECEBD; Mon, 21 Jan 2019 07:34:00 -0800 (PST) Received: from e112298-lin.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id BEB193F5C1; Mon, 21 Jan 2019 07:33:58 -0800 (PST) From: Julien Thierry To: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, daniel.thompson@linaro.org, joel@joelfernandes.org, marc.zyngier@arm.com, christoffer.dall@arm.com, james.morse@arm.com, catalin.marinas@arm.com, will.deacon@arm.com, mark.rutland@arm.com, Julien Thierry Subject: [PATCH v9 00/26] arm64: provide pseudo NMI with GICv3 Date: Mon, 21 Jan 2019 15:33:19 +0000 Message-Id: <1548084825-8803-1-git-send-email-julien.thierry@arm.com> X-Mailer: git-send-email 1.9.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, This series is a continuation of the work started by Daniel [1]. The goal is to use GICv3 interrupt priorities to simulate an NMI. The patches depend on the core API for NMIs patches [2]. Both series can be found on this branch: git clone http://linux-arm.org/linux-jt.git -b v5.0-pseudo-nmi To achieve this, set two priorities, one for standard interrupts and another, higher priority, for NMIs. Whenever we want to disable interrupts, we mask the standard priority instead so NMIs can still be raised. Some corner cases though still require to actually mask all interrupts effectively disabling the NMI. Daniel Thompson ran some benchmarks [3] on a previous version showing a small (<1%) performance drop when using interrupt priorities on Cortex-A53 and GIC-500. Currently, only PPIs and SPIs can be set as NMIs. IPIs being currently hardcoded IRQ numbers, there isn't a generic interface to set SGIs as NMI for now. LPIs being controlled by the ITS cannot be delivered as NMI. When an NMI is active on a CPU, no other NMI can be triggered on the CPU. Requirements to use this: - Have GICv3 - SCR_EL3.FIQ is set to 1 when linux runs or have single security state - Select Kernel Feature -> Support for NMI-like interrupts - Provide "enable_pseudo_nmi" on the kernel command line * Patch 1 fixes an existing issue with current NMI contexts in arm64 * Patches 2 and 3 are just a bit of cleanup * Patch 4 introduces a CPU feature to check if priority masking should be used * Patches 5 and 6 add the support for priority masking in GICv3 driver * Patches 7 to 13 add the support for priority masking the arch/arm64 code * Patches 14 and 15 allow us to apply alternatives earlier in the boot process * Patches 16 to 18 starts the PMR masking on cpu startup and provides primitives for arm64 GICv3 driver to perform priority masking * Patches 19 to 22 Add support for pseudo-NMIs in GICv3 driver * Patches 23 to 25 Add support for receiving NMIs in arch/arm64 * Patch 26 adds the build config and command line option to enable pseudo-NMIs Changes since v8[4]: * Rebase on v5.0-rc3 * Add Acked-by and Reviewed-by tags * Simplify arch_local_save_flags code * Fix issue in cpufeature when enabling early alternatives [1] http://www.spinics.net/lists/arm-kernel/msg525077.html [2] https://lkml.org/lkml/2018/11/12/2113 [3] https://lkml.org/lkml/2018/7/20/803 [4] https://lkml.org/lkml/2019/1/8/456 Cheers, Julien --> Daniel Thompson (1): arm64: alternative: Apply alternatives early in boot process Julien Thierry (25): arm64: Fix HCR.TGE status for NMI contexts arm64: Remove unused daif related functions/macros arm64: cpufeature: Set SYSREG_GIC_CPUIF as a boot system feature arm64: cpufeature: Add cpufeature for IRQ priority masking arm/arm64: gic-v3: Add PMR and RPR accessors irqchip/gic-v3: Switch to PMR masking before calling IRQ handler arm64: ptrace: Provide definitions for PMR values arm64: Make PMR part of task context arm64: Unmask PMR before going idle arm64: kvm: Unmask PMR before entering guest efi: Let architectures decide the flags that should be saved/restored arm64: irqflags: Use ICC_PMR_EL1 for interrupt masking arm64: daifflags: Include PMR in daifflags restore operations arm64: alternative: Allow alternative status checking per cpufeature irqchip/gic-v3: Factor group0 detection into functions arm64: Switch to PMR masking when starting CPUs arm64: gic-v3: Implement arch support for priority masking irqchip/gic-v3: Detect if GIC can support pseudo-NMIs irqchip/gic-v3: Handle pseudo-NMIs irqchip/gic: Add functions to access irq priorities irqchip/gic-v3: Allow interrupts to be set as pseudo-NMI arm64: Handle serror in NMI context arm64: Skip preemption when exiting an NMI arm64: Skip irqflags tracing for NMI in IRQs disabled context arm64: Enable the support of pseudo-NMIs Documentation/admin-guide/kernel-parameters.txt | 6 + Documentation/arm64/booting.txt | 5 + arch/arm/include/asm/arch_gicv3.h | 33 ++++ arch/arm64/Kconfig | 14 ++ arch/arm64/include/asm/alternative.h | 4 +- arch/arm64/include/asm/arch_gicv3.h | 32 +++ arch/arm64/include/asm/assembler.h | 10 +- arch/arm64/include/asm/cpucaps.h | 3 +- arch/arm64/include/asm/cpufeature.h | 10 + arch/arm64/include/asm/daifflags.h | 41 ++-- arch/arm64/include/asm/efi.h | 6 + arch/arm64/include/asm/hardirq.h | 28 +++ arch/arm64/include/asm/irqflags.h | 104 +++++++--- arch/arm64/include/asm/kvm_host.h | 12 ++ arch/arm64/include/asm/processor.h | 3 + arch/arm64/include/asm/ptrace.h | 26 ++- arch/arm64/kernel/alternative.c | 60 +++++- arch/arm64/kernel/asm-offsets.c | 1 + arch/arm64/kernel/cpufeature.c | 42 +++- arch/arm64/kernel/entry.S | 43 ++++ arch/arm64/kernel/irq.c | 3 + arch/arm64/kernel/process.c | 51 +++++ arch/arm64/kernel/smp.c | 33 ++++ arch/arm64/kernel/traps.c | 8 +- arch/arm64/kvm/hyp/switch.c | 16 ++ arch/arm64/mm/proc.S | 11 -- drivers/firmware/efi/runtime-wrappers.c | 17 +- drivers/irqchip/irq-gic-common.c | 10 + drivers/irqchip/irq-gic-common.h | 2 + drivers/irqchip/irq-gic-v3.c | 252 +++++++++++++++++++++--- include/linux/efi.h | 5 +- include/linux/hardirq.h | 7 + 32 files changed, 783 insertions(+), 115 deletions(-) -- 1.9.1