Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp7174956imu; Tue, 22 Jan 2019 01:28:14 -0800 (PST) X-Google-Smtp-Source: ALg8bN6szqMPfrBX0sLDAg7HfgZG5WgT95tLtSiLPx+JJkTG3Z6+iIJYXPOyTb8t61SWxEkiq3UZ X-Received: by 2002:a63:26c1:: with SMTP id m184mr29317379pgm.367.1548149294542; Tue, 22 Jan 2019 01:28:14 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548149294; cv=none; d=google.com; s=arc-20160816; b=zBJGDBBDO+ZRCaxPEUYMTj/Ll40JHKRdaFf5VHe53wdiu27ZvyGQY98tVo71boZjxA TkOO6NZFPY5kMwifC1go0em0IbONsSabpPSWQFyj3xRto2dLvqy8ekyhJAl89Efv3PZL oPipp6LbmSQEotRVoJl+IWdfzcPU0YN2141ciDQHX9kzpU95E/FcO41y0MwAnLyIUMcq THr/M8KTwebiqCQKT77emRdxjvNWj49hxcLV5RRLFcqCU6nr2LEM/IFIeGhu6XYLogfi 0ASP9DVdTZSEB4B66lPbpm2ybJ1NDbpIja7t6wzam0tC/ajUa6B/AiXDfyOPWygdE69T 0MfQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :references:in-reply-to:date:cc:to:from:subject:message-id; bh=itfPXeolWlj499Ne2lQUlRbSCDu644C+hmg604VNAw4=; b=hGIq0mP5GgK+js/6GSCdKFXhhU/J1hZWcejI/LWliRtwb1QmJlsR3zaVoZcqy1u6Fq y2KiYDoldmirbmA1UzX+f73AIyzHTisPf2T0kXtQuc/YtzW9kpuHzYHVIfpv427SYr7K +QcPYxZgLRrwvHvbuWBq5octhLBKwYXtF+7v96Eebhpm8P73qcI0pefIA1v8rYl36vp4 DL4aTsoaq49oLJa1Ud9uRvMKgw4olPxNrADYZkpVjs9WIXfbgYXJYuAF7UUuAZUPMI44 I02BYXGHEFr1kXVBJq6GLhl6Cz6fUkEtIv3pGyGVIeBBbASnOhOVgnJn5eOkNQOuI+Q8 3hVw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x32si14968876pgk.309.2019.01.22.01.27.59; Tue, 22 Jan 2019 01:28:14 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727845AbfAVJZ5 (ORCPT + 99 others); Tue, 22 Jan 2019 04:25:57 -0500 Received: from mailgw02.mediatek.com ([1.203.163.81]:46643 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1727382AbfAVJZ4 (ORCPT ); Tue, 22 Jan 2019 04:25:56 -0500 X-UUID: b08172ea09744e72a38578e9cba9b43e-20190122 X-UUID: b08172ea09744e72a38578e9cba9b43e-20190122 Received: from mtkcas35.mediatek.inc [(172.27.4.250)] by mailgw02.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 1541439935; Tue, 22 Jan 2019 17:25:49 +0800 Received: from MTKCAS36.mediatek.inc (172.27.4.186) by MTKMBS31N2.mediatek.inc (172.27.4.87) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 22 Jan 2019 17:25:47 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS36.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Tue, 22 Jan 2019 17:25:46 +0800 Message-ID: <1548149146.11414.1.camel@mhfsdcap03> Subject: Re: PCI: mediatek: Remove MSI inner domain From: Jianjun Wang To: Ryder Lee CC: , , , , , , , , , Date: Tue, 22 Jan 2019 17:25:46 +0800 In-Reply-To: <1548128100.11442.7.camel@mtkswgap22> References: <1548071976-13279-1-git-send-email-jianjun.wang@mediatek.com> <1548128100.11442.7.camel@mtkswgap22> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.2.3-0ubuntu6 Content-Transfer-Encoding: 7bit MIME-Version: 1.0 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 2019-01-22 at 11:35 +0800, Ryder Lee wrote: > On Mon, 2019-01-21 at 19:59 +0800, Jianjun Wang wrote: > > There is no need to create the inner domain as a parent for MSI domian, > > some feature has been implemented by MSI framework. > > > > Remove the inner domain and its irq chip, it will be more closer to the > > hardware implementation. > > > > Signed-off-by: Jianjun Wang > > --- > > drivers/pci/controller/pcie-mediatek.c | 82 +++++++++++--------------- > > 1 file changed, 35 insertions(+), 47 deletions(-) > > > > diff --git a/drivers/pci/controller/pcie-mediatek.c b/drivers/pci/controller/pcie-mediatek.c > > index 8d05df56158b..216e6fa8aec0 100644 > > --- a/drivers/pci/controller/pcie-mediatek.c > > +++ b/drivers/pci/controller/pcie-mediatek.c > > @@ -169,7 +169,6 @@ struct mtk_pcie_soc { > > * @slot: port slot > > * @irq: GIC irq > > * @irq_domain: legacy INTx IRQ domain > > - * @inner_domain: inner IRQ domain > > * @msi_domain: MSI IRQ domain > > * @lock: protect the msi_irq_in_use bitmap > > * @msi_irq_in_use: bit map for assigned MSI IRQ > > @@ -190,7 +189,6 @@ struct mtk_pcie_port { > > u32 slot; > > int irq; > > struct irq_domain *irq_domain; > > - struct irq_domain *inner_domain; > > struct irq_domain *msi_domain; > > struct mutex lock; > > DECLARE_BITMAP(msi_irq_in_use, MTK_MSI_IRQS_NUM); > > @@ -418,22 +416,25 @@ static void mtk_msi_ack_irq(struct irq_data *data) > > u32 hwirq = data->hwirq; > > > > writel(1 << hwirq, port->base + PCIE_IMSI_STATUS); > > + writel(MSI_STATUS, port->base + PCIE_INT_STATUS); > > } > > > > -static struct irq_chip mtk_msi_bottom_irq_chip = { > > - .name = "MTK MSI", > > +static struct irq_chip mtk_msi_irq_chip = { > > + .name = "MTK PCIe", > > .irq_compose_msi_msg = mtk_compose_msi_msg, > > + .irq_write_msi_msg = pci_msi_domain_write_msg, > > .irq_set_affinity = mtk_msi_set_affinity, > > .irq_ack = mtk_msi_ack_irq, > > + .irq_mask = pci_msi_mask_irq, > > + .irq_unmask = pci_msi_unmask_irq, > > }; > > (...omitted...) > > To keep the patch simple, we don't need to adjust the position for > mtk_msi_irq_chip. OK, I will fix it in next version, thanks. > > > - > > -static struct irq_chip mtk_msi_irq_chip = { > > - .name = "MTK PCIe MSI", > > - .irq_ack = irq_chip_ack_parent, > > - .irq_mask = pci_msi_mask_irq, > > - .irq_unmask = pci_msi_unmask_irq, > > +static struct msi_domain_ops mtk_msi_domain_ops = { > > + .get_hwirq = mtk_pcie_msi_get_hwirq, > > + .msi_free = mtk_pcie_msi_free, > > }; > > > > static struct msi_domain_info mtk_msi_domain_info = { > > - .flags = (MSI_FLAG_USE_DEF_DOM_OPS | MSI_FLAG_USE_DEF_CHIP_OPS | > > - MSI_FLAG_PCI_MSIX), > > - .chip = &mtk_msi_irq_chip, > > + .flags = (MSI_FLAG_USE_DEF_DOM_OPS | > > + MSI_FLAG_USE_DEF_CHIP_OPS | MSI_FLAG_PCI_MSIX), > > + .ops = &mtk_msi_domain_ops, > > + .chip = &mtk_msi_irq_chip, > > + .handler = handle_edge_irq, > > + .handler_name = "MSI", > > }; > > > >