Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp1718146imu; Thu, 24 Jan 2019 00:14:40 -0800 (PST) X-Google-Smtp-Source: ALg8bN6qoIewHIUZ6UTdkuFhoLwUmdDJT3HDNvVsw6CfkVThHFZ36iB5qaeeuoquSDVvz5tBf5RL X-Received: by 2002:a63:a112:: with SMTP id b18mr5104853pgf.440.1548317680638; Thu, 24 Jan 2019 00:14:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548317680; cv=none; d=google.com; s=arc-20160816; b=APo+ETL0VCGS5fk9xdLS3iyJcyQAwzRL98RAQlOBBmUKVjbeSbgEfECU3niHVmwXkU 45B9cOjtRd2mIOTmpFl5Vg2q/JDowrXyvpPU67axlwqKyVczj18p/CUjOQTWZhXz01Bz 5P8nI9+wfenP9RTEL6TAEBxPyGhDk+xgD7CLR6e3HaAjpGrm16/Bkfm813+Wqg8r2m0a uCdrbERu+FYp653lkbVL4X0JVlHw3C82KJ0E3cdqMWkYshJW755kGK8fic7Wi9eQj0Yr /15+pNoNz5ztjCszXnejq3czk1vrcXr5il8j9AmI5WSF8mNsPUX/PWPBPIRRRtl4QGkO Mejw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from; bh=tBasyokoSbhkEg5qBAowXY01OAfaq2nYgDivkqwGAk4=; b=lju8Kp9bccR1nJInE5XC2rxf8A79cRsmSmcE9DSl48J7JywuE+E4rKyZgu19wuPshW +FvXdFQH8j3ELIF3N/K0hat2ugNtf2uHqymws4cNrp/QgyhSp+HIO8IInTZhuoHJ4M1O 9sCJJQ6nnD4Ej+7yHS0sCLZV+yjyiF8/JyI1FzCxjjPiaRcL5/htGnSLYCV1hU0NTARX 1007wloC9vKZXbsXBxvxvc2mf6dHc7lgBwVIC4kcGb1j2JsPIOA5Sm51EzyO5NsJ+nE9 qeymaM8carTnpzFhnYQPOEDnX21w0D/aOeN8LiqqOzjTS8DTqQH1fvMBLo+9cw9DgwSy 96nA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u34si20062201pgk.24.2019.01.24.00.14.24; Thu, 24 Jan 2019 00:14:40 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727195AbfAXIOT (ORCPT + 99 others); Thu, 24 Jan 2019 03:14:19 -0500 Received: from mailgw02.mediatek.com ([210.61.82.184]:18522 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1725986AbfAXIOS (ORCPT ); Thu, 24 Jan 2019 03:14:18 -0500 X-UUID: 75d2a83803564c2ca2d3e1da07741b67-20190124 X-UUID: 75d2a83803564c2ca2d3e1da07741b67-20190124 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 308134618; Thu, 24 Jan 2019 16:14:10 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Thu, 24 Jan 2019 16:14:09 +0800 Received: from mtkslt303.mediatek.inc (10.21.14.116) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Thu, 24 Jan 2019 16:14:09 +0800 From: Erin Lo To: Matthias Brugger , Rob Herring , Mark Rutland , Thomas Gleixner , Jason Cooper , Marc Zyngier , Greg Kroah-Hartman , Stephen Boyd CC: , srv_heupstream , , , , , , , , , Subject: [PATCH v6 0/6] Add basic and clock support for Mediatek MT8183 SoC Date: Thu, 24 Jan 2019 16:07:14 +0800 Message-ID: <1548317240-44682-1-git-send-email-erin.lo@mediatek.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org MT8183 is a SoC based on 64bit ARMv8 architecture. It contains 4 CA53 and 4 CA73 cores. MT8183 share many HW IP with MT65xx series. This patchset was tested on MT8183 evaluation board and use correct clock to shell. This series contains document bindings, device tree including interrupt, uart, clock, pinctrl, spi, and pwrap. Based on v5.0-rc1 and http://lists.infradead.org/pipermail/linux-mediatek/2018-December/016243.html Change in v6: 1. Remove power and iommu nodes 2. Fix dtb build warning 3. Fix pinctrl binding doc 4. Fix '_' in node names Change in v5: 1. Collect all device tree nodes to the last patch 2. Add PMU 3. Add Signed-off-by 4. Remove clock driver code and binding doc 5. Add pinctrl, iommu, spi, and pwrap nodes Change in v4: 1. Correct syntax error in dtsi 2. Add MT8183 clock support Change in v3: 1. Fill out GICC, GICH, GICV regions 2. Update Copyright to 2018 Change in v2: 1. Split dt-bindings into different patches 2. Correct bindings for supported SoCs (mtk-uart.txt) Ben Ho (1): arm64: dts: Add Mediatek SoC MT8183 and evaluation board dts and Makefile Erin Lo (3): dt-bindings: arm: Add bindings for Mediatek MT8183 SoC Platform dt-bindings: mtk-sysirq: Add compatible for Mediatek MT8183 dt-bindings: serial: Add compatible for Mediatek MT8183 Seiya Wang (1): irqchip/mtk-sysirq: support 4 interrupt parameters for sysirq Zhiyong Tao (1): dt-bindings: pinctrl: mt8183: add binding document Documentation/devicetree/bindings/arm/mediatek.txt | 4 + .../interrupt-controller/mediatek,sysirq.txt | 1 + .../devicetree/bindings/pinctrl/pinctrl-mt8183.txt | 115 ++ .../devicetree/bindings/serial/mtk-uart.txt | 1 + arch/arm64/boot/dts/mediatek/Makefile | 1 + arch/arm64/boot/dts/mediatek/mt8183-evb.dts | 136 +++ arch/arm64/boot/dts/mediatek/mt8183-pinfunc.h | 1120 ++++++++++++++++++++ arch/arm64/boot/dts/mediatek/mt8183.dtsi | 408 +++++++ drivers/irqchip/irq-mtk-sysirq.c | 4 +- 9 files changed, 1788 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/pinctrl/pinctrl-mt8183.txt create mode 100644 arch/arm64/boot/dts/mediatek/mt8183-evb.dts create mode 100644 arch/arm64/boot/dts/mediatek/mt8183-pinfunc.h create mode 100644 arch/arm64/boot/dts/mediatek/mt8183.dtsi -- 1.9.1