Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp981630imu; Fri, 25 Jan 2019 14:50:34 -0800 (PST) X-Google-Smtp-Source: ALg8bN75DI7MKprScQGBQIn/3AOkzNZcVL/B4RnWxZybcESkdwiMSNjhgARxDQ7Gtj1faJnK+YsI X-Received: by 2002:a62:cec6:: with SMTP id y189mr13288771pfg.100.1548456634488; Fri, 25 Jan 2019 14:50:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548456634; cv=none; d=google.com; s=arc-20160816; b=TQ32ubjEx/xFkn2OtdTZFzQICtzdwAHuDGeCnpBcunImbLbyofpwEfi+eeucPGvatx CdSKZ4/24zdFMiOMI9BsiKsPX843gxSpOt5o1rxf6V2md2/rz4tKqOXGD0hst+TTPd9R lar0Nq+2RVPqQjtfyQYn2a/ou8XpYzUctQHYK9CBaoD8Nv1apDmtXqX59zNpBZyJs6ce vmQL1lVip9qTzjIP+sGL3i9n9JXMafC5+gF/wEDdQAAA4bpZCis17XVKBuyHK2vRR3/m 1WXE3U5v3phiPx/r2zO9V7lOGalWQmsX8cSaSf74B/ePi5gg/4UPkw8lD2ftWeFLRayq +fKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=y0Pp33avsgtbPfb4Cht5KkJceypJ3xk1wrLn93q2CtY=; b=BV7MD8HaphgBDeSak31nLt3kl/Kq9Evd07XpeHvEVUik6a1L7mPV7/03GerRP9PgLO 9jY5qVEOa/FYfZ+zN8lDhhYaG8yENBswqDKfje7ryqJPfYEGi9ZVMeF/AbuJC36zzXWO lx/OgcL4KaJuqQ/8T+aY2wWNrixE7fknBY6j3QAFmdIteitxqNAj5tCIo+L7knkIPnHP lbHu69o4FPT1xZtx+v20lzTmCVj9eg7NZL9fK+9aw3YMqhxAbcuAO7YvouhqeuerQ8Qs eiVbyUK5q04khNEL1cf2x9sZb3sY+jj+YuwrWxelRlc4oBTnjv0Hd79aRuo/RYylQuta xnUg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j10si26486688plg.123.2019.01.25.14.50.19; Fri, 25 Jan 2019 14:50:34 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728975AbfAYWuO (ORCPT + 99 others); Fri, 25 Jan 2019 17:50:14 -0500 Received: from mga04.intel.com ([192.55.52.120]:41491 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726311AbfAYWuN (ORCPT ); Fri, 25 Jan 2019 17:50:13 -0500 X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga104.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 25 Jan 2019 14:50:13 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.56,523,1539673200"; d="scan'208";a="112738096" Received: from sjchrist-coffee.jf.intel.com (HELO linux.intel.com) ([10.54.74.14]) by orsmga008.jf.intel.com with ESMTP; 25 Jan 2019 14:50:12 -0800 Date: Fri, 25 Jan 2019 14:50:12 -0800 From: Sean Christopherson To: Yang Weijiang Cc: pbonzini@redhat.com, rkrcmar@redhat.com, jmattson@google.com, linux-kernel@vger.kernel.org, kvm@vger.kernel.org, mst@redhat.com, yu-cheng.yu@intel.com, yi.z.zhang@intel.com, hjl.tools@gmail.com, Zhang Yi Z Subject: Re: [PATCH v2 5/7] KVM:VMX: Pass through host CET related MSRs to Guest. Message-ID: <20190125225012.GE21849@linux.intel.com> References: <20190122205909.24165-1-weijiang.yang@intel.com> <20190122205909.24165-6-weijiang.yang@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190122205909.24165-6-weijiang.yang@intel.com> User-Agent: Mutt/1.5.24 (2015-08-30) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jan 23, 2019 at 04:59:07AM +0800, Yang Weijiang wrote: > The CET runtime settings, i.e., CET state control bits(IA32_U_CET/ > IA32_S_CET), CET SSP(IA32_PL3_SSP/IA32_PL0_SSP) and SSP table address > (IA32_INTERRUPT_SSP_TABLE_ADDR) are task/thread specific, therefore, > OS needs to save/restore the states properly during context switch, > e.g., task/thread switching, interrupt/exception handling, it uses > xsaves/xrstors to achieve that. > > The difference between VMCS CET area fields and xsave CET area, is that > the former is for state retention during Guest/Host context > switch while the latter is for state retention during OS execution. > > Linux currently doesn't support CPL1 and CPL2, so SSPs for these level > are skipped here. > > Signed-off-by: Zhang Yi Z > Signed-off-by: Yang Weijiang > --- > arch/x86/kvm/vmx.c | 16 ++++++++++++++++ > 1 file changed, 16 insertions(+) > > diff --git a/arch/x86/kvm/vmx.c b/arch/x86/kvm/vmx.c > index 7bbb8b26e901..68c0e5e41cb1 100644 > --- a/arch/x86/kvm/vmx.c > +++ b/arch/x86/kvm/vmx.c > @@ -11531,6 +11531,7 @@ static struct kvm_vcpu *vmx_create_vcpu(struct kvm *kvm, unsigned int id) > vmx_disable_intercept_for_msr(msr_bitmap, MSR_IA32_SYSENTER_CS, MSR_TYPE_RW); > vmx_disable_intercept_for_msr(msr_bitmap, MSR_IA32_SYSENTER_ESP, MSR_TYPE_RW); > vmx_disable_intercept_for_msr(msr_bitmap, MSR_IA32_SYSENTER_EIP, MSR_TYPE_RW); > + Spurious whitespace change. > vmx->msr_bitmap_mode = 0; > > vmx->loaded_vmcs = &vmx->vmcs01; > @@ -11769,6 +11770,8 @@ static void nested_vmx_entry_exit_ctls_update(struct kvm_vcpu *vcpu) > static void vmx_cpuid_update(struct kvm_vcpu *vcpu) > { > struct vcpu_vmx *vmx = to_vmx(vcpu); > + struct kvm_cpuid_entry2 *best; > + unsigned long *msr_bitmap; > > if (cpu_has_secondary_exec_ctrls()) { > vmx_compute_secondary_exec_control(vmx); > @@ -11786,6 +11789,19 @@ static void vmx_cpuid_update(struct kvm_vcpu *vcpu) > nested_vmx_cr_fixed1_bits_update(vcpu); > nested_vmx_entry_exit_ctls_update(vcpu); > } > + > + msr_bitmap = vmx->vmcs01.msr_bitmap; > + best = kvm_find_cpuid_entry(vcpu, 7, 0); > + if ((best && best->function == 0x7) && > + ((best->ecx & bit(X86_FEATURE_SHSTK)) | > + (best->edx & bit(X86_FEATURE_IBT)))) { > + vmx_disable_intercept_for_msr(msr_bitmap, MSR_IA32_U_CET, MSR_TYPE_RW); > + vmx_disable_intercept_for_msr(msr_bitmap, MSR_IA32_S_CET, MSR_TYPE_RW); > + vmx_disable_intercept_for_msr(msr_bitmap, MSR_IA32_INT_SSP_TAB, MSR_TYPE_RW); > + vmx_disable_intercept_for_msr(msr_bitmap, MSR_IA32_PL0_SSP, MSR_TYPE_RW); > + vmx_disable_intercept_for_msr(msr_bitmap, MSR_IA32_PL3_SSP, MSR_TYPE_RW); kvm_cpuid_update() an be called multiple times, don't we need to look for a change in status as opposed to the bits being enabled? And at that point toggling interception should probably be wrapped in a helper function. > + } > + > } > > static void vmx_set_supported_cpuid(u32 func, struct kvm_cpuid_entry2 *entry) > -- > 2.17.1 >