Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp2318872imu; Sun, 27 Jan 2019 02:15:29 -0800 (PST) X-Google-Smtp-Source: ALg8bN4TrSoJB8BTkA/HQNqfnIZgwVvhk32ePaWX+XRCC/+jneqSBei7nlNkpvSZJy1z0IM/NYpq X-Received: by 2002:a63:3f89:: with SMTP id m131mr16394209pga.115.1548584129127; Sun, 27 Jan 2019 02:15:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548584129; cv=none; d=google.com; s=arc-20160816; b=okzWN4A6xxBIbeKiZdKP+u3QEktdmb3cx4KpgHDdcyg9jLMS9l4QMmoywG/wj7lUJV Eoeh/ivTmfmHShloZLHdLZNdfW79F6lCNTUxX7yisrNx6zXrF45/Idvb0FJ1JYy3FTkr haNUOw1ZK0nPrPl2lINHXtuiWInIdOAceOrwolO1AMfqpWoa7aKOpTeuvV3vVpqiWcn2 lGRe7bsfPSjM2LW8YzejqaiaEBBcm7cCV4jxiPI9h5iTZRl1hQYTvChvAjJUjmqEnIve /1qBSBP9f7w+gIgwt6dDzNy/A257eGGk0jGPx4lhka8wFNu8HhJAdw/YVmrxS05yL3NS zn5A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:organization:user-agent :references:in-reply-to:subject:cc:to:from:message-id:date; bh=6wQpDIWuX4GfTdpV3t9UuHXIiXxqbdR8uf0saEN8XV4=; b=d5WWYdtGKb/sgG/ZavmXIn1ulQGjnZzy5yh7t8gaepYzgYBiGl+TPzrnn+5DIVKtBp DCAS7rQBxAaZGy3xk1cxa+3piyegtqVGx+syzcmVMXUvkv4UkB+Fa05cFJKMToTM/ue1 dqK8P892PJcMAMF7odG8+6qZSY0RerF/FO5iSjRhzZxl2OIuWY6qJlyK0yNDP6dKYRIi VFQOr5I2Mi7TjhQ8zugdFujM7/Ua4si3qT9+h442RtVolL7TZykCPXaAVld/2OnoEs6B 0U1bI5cDlWhZNLg4xSc8qEzeo4zaLM+h6pBzHOr2LwgzN3e3CgnCxJD3dXU4Zajh69zf VaYw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ay4si31450740plb.235.2019.01.27.02.15.13; Sun, 27 Jan 2019 02:15:29 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726671AbfA0KPI (ORCPT + 99 others); Sun, 27 Jan 2019 05:15:08 -0500 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:34682 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726453AbfA0KPI (ORCPT ); Sun, 27 Jan 2019 05:15:08 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 573A9A78; Sun, 27 Jan 2019 02:15:07 -0800 (PST) Received: from big-swifty.misterjones.org (usa-sjc-mx-foss1.foss.arm.com [217.140.101.70]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 698A53F237; Sun, 27 Jan 2019 02:15:04 -0800 (PST) Date: Sun, 27 Jan 2019 10:14:58 +0000 Message-ID: <86pnsiwgnx.wl-marc.zyngier@arm.com> From: Marc Zyngier To: Zhou Yanjie Cc: linux-mips@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, robh+dt@kernel.org, paul.burton@mips.com, mark.rutland@arm.com, jason@lakedaemon.net, tglx@linutronix.de, syq@debian.org, jiaxun.yang@flygoat.com, 772753199@qq.com Subject: Re: [PATCH 3/4] Irqchip: Ingenic: Add support for the X1000. In-Reply-To: <1548517123-60058-4-git-send-email-zhouyanjie@zoho.com> References: <1548517123-60058-1-git-send-email-zhouyanjie@zoho.com> <1548517123-60058-4-git-send-email-zhouyanjie@zoho.com> User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue) FLIM/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL/10.8 EasyPG/1.0.0 Emacs/25.1 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO) Organization: ARM Ltd MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue") Content-Type: text/plain; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, 26 Jan 2019 15:38:42 +0000, Zhou Yanjie wrote: > > Add support for probing the irq-ingenic driver on the X1000 Soc. > X1000 is a 1.0GHz processor for IoT. It has MIPS32 XBurst RISC core > with double precision hardware float point unit. I don't think we need the marketing spiel, as none of the advertised target market, ISA or feature set of this SoC is relevant for this patch. Put it in the cover letter if you must. Instead, explaining that it behaves just like any of the other "2chip" Ingenic SoCs makes is much more relevant. > > Signed-off-by: Zhou Yanjie > --- > drivers/irqchip/irq-ingenic.c | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/drivers/irqchip/irq-ingenic.c b/drivers/irqchip/irq-ingenic.c > index 69be219..0b643c7 100644 > --- a/drivers/irqchip/irq-ingenic.c > +++ b/drivers/irqchip/irq-ingenic.c > @@ -177,3 +177,4 @@ static int __init intc_2chip_of_init(struct device_node *node, > IRQCHIP_DECLARE(jz4770_intc, "ingenic,jz4770-intc", intc_2chip_of_init); > IRQCHIP_DECLARE(jz4775_intc, "ingenic,jz4775-intc", intc_2chip_of_init); > IRQCHIP_DECLARE(jz4780_intc, "ingenic,jz4780-intc", intc_2chip_of_init); > +IRQCHIP_DECLARE(x1000_intc, "ingenic,x1000-intc", intc_2chip_of_init); > -- > 2.7.4 > > Thanks, M. -- Jazz is not dead, it just smell funny.