Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp3252803imu;
        Mon, 28 Jan 2019 01:18:53 -0800 (PST)
X-Google-Smtp-Source: ALg8bN6FyCFNw+jW7E+27Iu+AFGzwFp6T2SPrUHjjowfcbcliNYi2W2LX6bwWibixfiJIMOPqGek
X-Received: by 2002:a62:1c7:: with SMTP id 190mr21230556pfb.46.1548667133315;
        Mon, 28 Jan 2019 01:18:53 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1548667133; cv=none;
        d=google.com; s=arc-20160816;
        b=nEaNxwu5FPsxllv0S6jnrSVXonrUUx8JJVDaSZxQcCQSD7DljF0VurZyT32Sx4Xj4I
         Zxwyb7r0yIFScLq8UdoFxjU/aliulzt54nBza02EcfCSaD8B2sMdNxRnxl/E9G7xICte
         +uEy22MKh4bOlUF4TLTvV8LaEhjQEHa5KWyvdl0DcKynS9VBfLb2huAFPvx6MJnFRkNk
         kFbM8HQ7IaNsHJMze4q4cO0B6w0MjwSH/XCGnxseRjBaOJk7dtJ+f6kzP8jDPPZFBhPo
         w7OpO2HwfAO2a6c5sh8JcXFfvTaOocbDjtv3wgvhdWcd2sedsMYTQ4Hlnea2Hd/LsS6T
         lQxg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:content-transfer-encoding
         :mime-version:references:in-reply-to:message-id:date:subject:cc:to
         :from;
        bh=u95jrV41KeNMrvbLIFcQbZKpHTl6eJam1oRyS/T1Xns=;
        b=S7gLmhi2spw/z02oZoPbl2PAodeIc4H3YEu0bG0QFyn0eRE+pJq6KbZDCjyBBEkxtl
         KqAhER37YM2KPPVt1h4ySbGL97edZ3hY72UcXJsfsIPezJyC1IBQNSIEmVWyO2DImrVA
         WmpPvjmDUt+PbrUiaew5ppdrcyhISkzgpxMbq02YiaRPqCEm5V5aIMhDgttosXYtHOny
         tMxFCy0magJ2k5T8RZ5M0CgarTnBtVcpxAiMxj30EdDkcazgkvI0MbDbCyeld4cacu/g
         RADStfl6zZJz3CycO9TakaS6DplMO/tq5InK2D/A2/xqCppZxYiK7vU7N7E3LNeiBNzs
         ydnA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=fLrWpxxN;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 10si31889139pgl.30.2019.01.28.01.18.38;
        Mon, 28 Jan 2019 01:18:53 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=fLrWpxxN;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726735AbfA1JS2 (ORCPT <rfc822;brice.berna@gmail.com>
        + 99 others); Mon, 28 Jan 2019 04:18:28 -0500
Received: from hqemgate14.nvidia.com ([216.228.121.143]:7835 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726415AbfA1JS2 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 28 Jan 2019 04:18:28 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5c4ec8e30001>; Mon, 28 Jan 2019 01:18:27 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Mon, 28 Jan 2019 01:18:27 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Mon, 28 Jan 2019 01:18:27 -0800
Received: from HQMAIL102.nvidia.com (172.18.146.10) by HQMAIL108.nvidia.com
 (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Mon, 28 Jan
 2019 09:18:26 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL102.nvidia.com
 (172.18.146.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend
 Transport; Mon, 28 Jan 2019 09:18:27 +0000
Received: from josephl-linux.nvidia.com (Not Verified[10.19.108.132]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5c4ec8e10000>; Mon, 28 Jan 2019 01:18:26 -0800
From:   Joseph Lo <josephl@nvidia.com>
To:     Thierry Reding <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>
CC:     <linux-tegra@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>,
        Joseph Lo <josephl@nvidia.com>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Thomas Gleixner <tglx@linutronix.de>,
        <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
        Rob Herring <robh@kernel.org>
Subject: [PATCH V2 1/6] dt-bindings: timer: add Tegra210 timer
Date:   Mon, 28 Jan 2019 17:18:10 +0800
Message-ID: <20190128091815.7040-2-josephl@nvidia.com>
X-Mailer: git-send-email 2.20.1
In-Reply-To: <20190128091815.7040-1-josephl@nvidia.com>
References: <20190128091815.7040-1-josephl@nvidia.com>
MIME-Version: 1.0
X-NVConfidentiality: public
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1548667107; bh=u95jrV41KeNMrvbLIFcQbZKpHTl6eJam1oRyS/T1Xns=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:MIME-Version:X-NVConfidentiality:
         Content-Transfer-Encoding:Content-Type;
        b=fLrWpxxNI/705bfxJr75K/pNwthy1Ues+GION8hHfvdSpFGXe8t2dfNIs/QVwqG0e
         4HIzm/19DjtUFuDUw2r+5OdkkWKgABUFxRPeAZSOpX2pXrb5DzDQhx5QF8Wo9scQKF
         eJF1Bk/SPu2PHbB0olmY8y9fTVaKqGvt0qSAUgXvc4iY2xGLbv+Te9jOY62To06hWj
         nRJOxQ2Cw8QO9RDiNMWW/qkSdqiK2DYs6Tr97vIk21lFSzjn09PeKdiaW5VkY3HX5l
         EXv+6xhNKKGa2T2sQv21wKVddWsgn3/X+EYhWJtTqZDrAyj1t+Xn49TWeHXvxzvScf
         4Gugyi4ybLUqA==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
(TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic,
or watchdog interrupts.

Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: linux-kernel@vger.kernel.org
Cc: devicetree@vger.kernel.org
Signed-off-by: Joseph Lo <josephl@nvidia.com>
Reviewed-by: Rob Herring <robh@kernel.org>
---
v2:
 * list all the interrupts that are supported by tegra210 timers block
 * add RB tag from Rob.
---
 .../bindings/timer/nvidia,tegra210-timer.txt  | 36 +++++++++++++++++++
 1 file changed, 36 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/timer/nvidia,tegra210=
-timer.txt

diff --git a/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.=
txt b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
new file mode 100644
index 000000000000..032cda96fe0d
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/nvidia,tegra210-timer.txt
@@ -0,0 +1,36 @@
+NVIDIA Tegra210 timer
+
+The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
+timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
+from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
+(TMR10-TMR13). Each TMR can be programmed to generate one-shot, periodic,
+or watchdog interrupts.
+
+Required properties:
+- compatible : "nvidia,tegra210-timer".
+- reg : Specifies base physical address and size of the registers.
+- interrupts : A list of 14 interrupts; one per each timer channels 0 thro=
ugh
+  13.
+- clocks : Must contain one entry, for the module clock.
+  See ../clocks/clock-bindings.txt for details.
+
+timer@60005000 {
+	compatible =3D "nvidia,tegra210-timer";
+	reg =3D <0x0 0x60005000 0x0 0x400>;
+	interrupts =3D <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
+		     <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>;
+	clocks =3D <&tegra_car TEGRA210_CLK_TIMER>;
+	clock-names =3D "timer";
+};
--=20
2.20.1