Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp4227146imu; Mon, 28 Jan 2019 20:32:46 -0800 (PST) X-Google-Smtp-Source: ALg8bN6xTwrO+I/r1yo5xXNZqnqOtPuqtpiKni5xru+PkLDukRAdln0W/IkmaKSiuLJmiyd7OQt9 X-Received: by 2002:a17:902:442:: with SMTP id 60mr23267431ple.73.1548736366651; Mon, 28 Jan 2019 20:32:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548736366; cv=none; d=google.com; s=arc-20160816; b=JdUpZEHhUfe8AhEThNNcozRWJA40/FxT1jUd4QatLXpnmeIBxhSwirXp5XPTXQasrC dQfeQo/S6RsMW9Ok5YBMbD2i94ZpHfzBCp0DupKXBsrLHqWEZejaow3PMzRDTlWv28kl bmKLdPLqUVnzk/yUgVFWQPpk28YI4Hv9TcTtEiBE21J7uBZPjoUKBhOBIQSC+QOKpYEF TskFkKhvaBytwa62RYBSpSPLWG6uInFDC6PqZW+cJk+j52zaIO/Ab8gcOEYgJgV/D+Q6 zMCgGuYhv+y7dTpi+W1nCVV+vXfA4C6Z49+ZBDkyxkPHGV9KGsaa90M18rfDhVgbHIa/ rO2w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from; bh=SWyrjsVw7fVigzxu2yfi+lBolJLoltBfr/YTr/KYC/k=; b=n/QKf4zqBY6Yj2+HnocGyYaKH0ergQMXGwR254RqYxfVPXXmPsA12gAWdiorzGK4v/ XztKxB0IFqkjqEZGNe0IMlLafGeHMqvBhlVHfYbtOfojXugtwgDvTOmbygqwSFj1JzwA 67tVFQJwUVMcvbe/6bPFSchWC+8Eq4EiZHQTC1M2IwFX4lmZI6nq5H7dW4Rklu+xi4R3 J40dZttY3DED67QkEVuUDZRYqmpp2T/gnQum4Svx9TTmdnsZ3SwwGwNT4pKgJDTM2OMm +AeJwNCGrzdKuDIIx8b2dtOVb8rDy2RgrqAZkgLpu1R+n5OLB3lHHZM2uQUHc90JlcJ1 IjTQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w32si32269623pga.337.2019.01.28.20.32.31; Mon, 28 Jan 2019 20:32:46 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727237AbfA2Ebi (ORCPT + 99 others); Mon, 28 Jan 2019 23:31:38 -0500 Received: from mailgw01.mediatek.com ([210.61.82.183]:58769 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1726843AbfA2Ebg (ORCPT ); Mon, 28 Jan 2019 23:31:36 -0500 X-UUID: 951230562cd548ff9eb74fd4ec39229e-20190129 X-UUID: 951230562cd548ff9eb74fd4ec39229e-20190129 Received: from mtkcas08.mediatek.inc [(172.21.101.126)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1516404614; Tue, 29 Jan 2019 12:31:30 +0800 Received: from MTKCAS06.mediatek.inc (172.21.101.30) by mtkmbs08n2.mediatek.inc (172.21.101.56) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 29 Jan 2019 12:31:24 +0800 Received: from mtkslt306.mediatek.inc (10.21.14.136) by MTKCAS06.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1395.4 via Frontend Transport; Tue, 29 Jan 2019 12:31:24 +0800 From: Ryder Lee To: Matthias Brugger CC: Rob Herring , Sean Wang , Weijie Gao , Roy Luo , , , , , Ryder Lee Subject: [PATCH 4/7] dt-bindings: mediatek: update bindings for MT7629 SoC Date: Tue, 29 Jan 2019 12:31:16 +0800 Message-ID: <30465fff4cfe17cceddc5d468627c11f1a3935b7.1548735271.git.ryder.lee@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: References: MIME-Version: 1.0 Content-Type: text/plain X-TM-SNTS-SMTP: 0EC819A4E0D3EEC2B079731522C67541109E3BA318E19A86676D25C3D587D0472000:8 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This updates bindings for MT7629 SoC, which includes very basic items such as system timer, UART, sysirq and scpsys unit. Signed-off-by: Ryder Lee --- .../devicetree/bindings/interrupt-controller/mediatek,sysirq.txt | 5 +++-- Documentation/devicetree/bindings/serial/mtk-uart.txt | 3 ++- Documentation/devicetree/bindings/soc/mediatek/scpsys.txt | 5 +++-- Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt | 7 ++++--- 4 files changed, 12 insertions(+), 8 deletions(-) diff --git a/Documentation/devicetree/bindings/interrupt-controller/mediatek,sysirq.txt b/Documentation/devicetree/bindings/interrupt-controller/mediatek,sysirq.txt index 33a98eb..8da481c 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/mediatek,sysirq.txt +++ b/Documentation/devicetree/bindings/interrupt-controller/mediatek,sysirq.txt @@ -1,6 +1,6 @@ -+Mediatek MT65xx/MT67xx/MT81xx sysirq +MediaTek sysirq -Mediatek SOCs sysirq support controllable irq inverter for each GIC SPI +MediaTek SOCs sysirq support controllable irq inverter for each GIC SPI interrupt. Required properties: @@ -9,6 +9,7 @@ Required properties: "mediatek,mt8135-sysirq", "mediatek,mt6577-sysirq": for MT8135 "mediatek,mt8127-sysirq", "mediatek,mt6577-sysirq": for MT8127 "mediatek,mt7622-sysirq", "mediatek,mt6577-sysirq": for MT7622 + "mediatek,mt7629-sysirq", "mediatek,mt6577-sysirq": for MT7629 "mediatek,mt6795-sysirq", "mediatek,mt6577-sysirq": for MT6795 "mediatek,mt6797-sysirq", "mediatek,mt6577-sysirq": for MT6797 "mediatek,mt6765-sysirq", "mediatek,mt6577-sysirq": for MT6765 diff --git a/Documentation/devicetree/bindings/serial/mtk-uart.txt b/Documentation/devicetree/bindings/serial/mtk-uart.txt index 742cb47..4910f63 100644 --- a/Documentation/devicetree/bindings/serial/mtk-uart.txt +++ b/Documentation/devicetree/bindings/serial/mtk-uart.txt @@ -1,4 +1,4 @@ -* Mediatek Universal Asynchronous Receiver/Transmitter (UART) +* MediaTek Universal Asynchronous Receiver/Transmitter (UART) Required properties: - compatible should contain: @@ -13,6 +13,7 @@ Required properties: * "mediatek,mt6797-uart" for MT6797 compatible UARTS * "mediatek,mt7622-uart" for MT7622 compatible UARTS * "mediatek,mt7623-uart" for MT7623 compatible UARTS + * "mediatek,mt7629-uart" for MT7629 compatible UARTS * "mediatek,mt8127-uart" for MT8127 compatible UARTS * "mediatek,mt8135-uart" for MT8135 compatible UARTS * "mediatek,mt8173-uart" for MT8173 compatible UARTS diff --git a/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt b/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt index d6fe16f..876693a 100644 --- a/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt +++ b/Documentation/devicetree/bindings/soc/mediatek/scpsys.txt @@ -23,6 +23,7 @@ Required properties: - "mediatek,mt7622-scpsys" - "mediatek,mt7623-scpsys", "mediatek,mt2701-scpsys": For MT7623 SoC - "mediatek,mt7623a-scpsys": For MT7623A SoC + - "mediatek,mt7629-scpsys", "mediatek,mt7622-scpsys": For MT7629 SoC - "mediatek,mt8173-scpsys" - #power-domain-cells: Must be 1 - reg: Address range of the SCPSYS unit @@ -33,8 +34,8 @@ Required properties: Required clocks for MT2701 or MT7623: "mm", "mfg", "ethif" Required clocks for MT2712: "mm", "mfg", "venc", "jpgdec", "audio", "vdec" Required clocks for MT6797: "mm", "mfg", "vdec" - Required clocks for MT7622: "hif_sel" - Required clocks for MT7622A: "ethif" + Required clocks for MT7622 or MT7629: "hif_sel" + Required clocks for MT7623A: "ethif" Required clocks for MT8173: "mm", "mfg", "venc", "venc_lt" Optional properties: diff --git a/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt b/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt index 18d4d01..12b6d06 100644 --- a/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt +++ b/Documentation/devicetree/bindings/timer/mediatek,mtk-timer.txt @@ -1,7 +1,7 @@ -Mediatek Timers +MediaTek Timers --------------- -Mediatek SoCs have two different timers on different platforms, +MediaTek SoCs have two different timers on different platforms, - GPT (General Purpose Timer) - SYST (System Timer) @@ -17,7 +17,8 @@ Required properties: * "mediatek,mt8135-timer" for MT8135 compatible timers (GPT) * "mediatek,mt8173-timer" for MT8173 compatible timers (GPT) * "mediatek,mt6577-timer" for MT6577 and all above compatible timers (GPT) - * "mediatek,mt6765-timer" for MT6765 compatible timers (SYST) + * "mediatek,mt7629-timer" for MT7629 compatible timers (SYST) + * "mediatek,mt6765-timer" for MT6765 and all above compatible timers (SYST) - reg: Should contain location and length for timer register. - clocks: Should contain system clock. -- 1.9.1