Received: by 2002:ad5:474a:0:0:0:0:0 with SMTP id i10csp7227692imu; Thu, 31 Jan 2019 07:03:04 -0800 (PST) X-Google-Smtp-Source: ALg8bN6u+xoyGppzoX6nhHytNQU2BYihDksQciD7+E+OxvqnF+79kSVlHc3DjNgEObpS0ZYubKBN X-Received: by 2002:a63:f844:: with SMTP id v4mr31534137pgj.82.1548946984599; Thu, 31 Jan 2019 07:03:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548946984; cv=none; d=google.com; s=arc-20160816; b=xd3YL5rtwbzLlAJBQNTZJqu5U0LG94g0tws96/VUr6nVhJvXujdQV/MbV/n5u80Isy rkAwRUuVc3mAKIfGdODPIDcCr0S28A+lUyeVnGNe4zN08c4iNvQHAww8OWrM7B1oQlms ZLQzd2wrCAjY8v38TD164n6Ba7NsfN3je6EQrcrP418t8l9GyNp5jRByh0QOLtkH/vtP f8GHaK7lj0g6MEqV1XhRDpuHhuW3xknOfnnS389KU0LV5jRZnz5i5MO8zReG7+AUdmdc CzC4wjBb/ArVFsYk6lI5mnIyCbR7/6a3QfVANq4CcLQVfWQx0K+9eKl5OJHMlGN7hNwd mDBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=AE17uXTHwsCsxyjhN8lz2q5VreYibURr3HQEjem43R0=; b=m+TJq8ebR3iUthUdBQbAhR/z8lw/5qAVTeX7WV5/L/vwqKn0zj6X7oRV32Adw11Ut3 FAacPXzoOwBFYndxdFGPaIjIajSXJE9ESmk66HPq6NuUt7fZDUMgu1KvNqCqnW/IfvwB Y5o6qbwf/n0D07AGpV7Nj8HkQ4YkJqHC9aCZj3ap6DeOOaMcTeVZn4eDyayO2ffIxgN1 v+6HPMu/D/HRHPGiyyLlck2nEP6Wkerx8PXs4AsU76p41EVerfwnGnUkDrRJrNpGALlB CLlzZCsHe5obzZDz55Ts3X2g+9QFgrQIFN/ekPnhvLDoHi0C1beSdBnrkFPhwGJLEkJF i2yQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d15si4726086pgt.498.2019.01.31.07.02.48; Thu, 31 Jan 2019 07:03:04 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730707AbfAaO71 (ORCPT + 99 others); Thu, 31 Jan 2019 09:59:27 -0500 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:45480 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731033AbfAaO7X (ORCPT ); Thu, 31 Jan 2019 09:59:23 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 4A45DEBD; Thu, 31 Jan 2019 06:59:23 -0800 (PST) Received: from e112298-lin.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 2DF2B3F59C; Thu, 31 Jan 2019 06:59:21 -0800 (PST) From: Julien Thierry To: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org, daniel.thompson@linaro.org, joel@joelfernandes.org, marc.zyngier@arm.com, christoffer.dall@arm.com, james.morse@arm.com, catalin.marinas@arm.com, will.deacon@arm.com, mark.rutland@arm.com, Julien Thierry , Suzuki K Poulose Subject: [PATCH v10 03/25] arm64: cpufeature: Set SYSREG_GIC_CPUIF as a boot system feature Date: Thu, 31 Jan 2019 14:58:41 +0000 Message-Id: <1548946743-38979-4-git-send-email-julien.thierry@arm.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1548946743-38979-1-git-send-email-julien.thierry@arm.com> References: <1548946743-38979-1-git-send-email-julien.thierry@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org It is not supported to have some CPUs using GICv3 sysreg CPU interface while some others do not. Once ICC_SRE_EL1.SRE is set on a CPU, the bit cannot be cleared. Since matching this feature require setting ICC_SRE_EL1.SRE, it cannot be turned off if found on a CPU. Set the feature as STRICT_BOOT, if boot CPU has it, all other CPUs are required to have it. Signed-off-by: Julien Thierry Suggested-by: Daniel Thompson Reviewed-by: Suzuki K Poulose Reviewed-by: Mark Rutland Acked-by: Catalin Marinas Acked-by: Marc Zyngier Cc: Catalin Marinas Cc: Will Deacon Cc: Suzuki K Poulose Cc: Marc Zyngier --- arch/arm64/kernel/cpufeature.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c index f6d84e2..b9c0adf 100644 --- a/arch/arm64/kernel/cpufeature.c +++ b/arch/arm64/kernel/cpufeature.c @@ -1207,7 +1207,7 @@ static void cpu_enable_address_auth(struct arm64_cpu_capabilities const *cap) { .desc = "GIC system register CPU interface", .capability = ARM64_HAS_SYSREG_GIC_CPUIF, - .type = ARM64_CPUCAP_SYSTEM_FEATURE, + .type = ARM64_CPUCAP_STRICT_BOOT_CPU_FEATURE, .matches = has_useable_gicv3_cpuif, .sys_reg = SYS_ID_AA64PFR0_EL1, .field_pos = ID_AA64PFR0_GIC_SHIFT, -- 1.9.1