Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   <Tudor.Ambarus@microchip.com>
To:     <broonie@kernel.org>, <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <Nicolas.Ferre@microchip.com>, <alexandre.belloni@bootlin.com>,
        <Ludovic.Desroches@microchip.com>, <bbrezillon@kernel.org>
CC:     <linux-spi@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>, <linux-mtd@lists.infradead.org>,
        <Tudor.Ambarus@microchip.com>
Subject: [PATCH v2 04/10] spi: atmel-quadspi: fix naming scheme
Thread-Topic: [PATCH v2 04/10] spi: atmel-quadspi: fix naming scheme
Thread-Index: AQHUuYAyhUVeJr6pTE+IWHeqOweSqg==
Date:   Thu, 31 Jan 2019 16:15:36 +0000
Message-ID: <20190131161515.21605-5-tudor.ambarus@microchip.com>
References: <20190131161515.21605-1-tudor.ambarus@microchip.com>
In-Reply-To: <20190131161515.21605-1-tudor.ambarus@microchip.com>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-messagesentrepresentingtype: 1
x-mailer: git-send-email 2.9.5
x-originating-ip: [94.177.32.154]
x-ms-publictraffictype: Email
x-microsoft-exchange-diagnostics: 1;BN6PR11MB0004;6:WJJqCabjrvtwVLqOOt9s+EZzp2fGJo8k+PBMNSFiA4Wpst5yAEy4VLZsUgC4yCr4JFSWxyH1JvaeC/HmrWWfanA25/P9F8SCq1o9NpHQlDaE0rQ+8p0xp75pZjlj2g1uxEQKcijVhtRIQTxnW8WoaxZ77WCdrozw/8jjftNIqWNZyc/giEVPOwLt1HNMIeppdsKy+rDXauR92kf82pRJE+64+08PACVWQKcIVUQ0CqKvugAiERXPD1nHBaug4EJzqpkukaH4Pe9PU9rrgJvC6mqS2/i4kY+8cc4kde28HDoPBFlkkwnw7kYwbkHA6xzqcNi81vIJEcbXiNvI67hDZfA9VKpS5LthLCfIY8Xn4rrQzO8LL2uq8jHlivh4yzsGTYKzYZxwKv2Z79lqy0a9Ap3EUOpN/lodUCfrVFlRNq4VngSmI56ZJZmD8F5wzGtUYU5aMUmUF4supz7NikwrrA==;5:tohkeNJop6y72W3Yd6xC60FDan9ERlAeRubKz+0Za4I4yhvp/zqIONzDn12evCI09TtQe5GNh1Vm2gp0nykuP2Y4r5rLItbEHOjfpv4Pi3Ts9oWZUKdaBNa1xPJK8dmkSq57E3oOdatQ9O0fCsTHyENzM4vm5dk9nMTfmZAKlRGjT3fY6jXaPOCg0RwSOn5uF5ebPealTefp2VZEaUFtEg==;7:/pKXHdCkLIC7DaKMP4RAxB7dxNTRYehypPQJB7WsthzEu4hXviGdZGQDGWvew5VGt8MKh3b7ESo/VS4KXjkjEBtvVvS4tNy9GwbCCtcNV5y0H4XJqWeXgTLVpHbpFsv7Tj3XJd8FiE+HQGmGHAPeNw==
x-ms-office365-filtering-correlation-id: 584ce8a7-f175-492f-083f-08d68797552f
x-microsoft-antispam: BCL:0;PCL:0;RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600110)(711020)(4605077)(2017052603328)(7153060)(7193020);SRVR:BN6PR11MB0004;
x-ms-traffictypediagnostic: BN6PR11MB0004:
x-microsoft-antispam-prvs: <BN6PR11MB00043DB746E6B384693AB61FF0910@BN6PR11MB0004.namprd11.prod.outlook.com>
x-forefront-prvs: 09347618C4
x-forefront-antispam-report: SFV:NSPM;SFS:(10009020)(136003)(376002)(346002)(396003)(366004)(39860400002)(199004)(189003)(8676002)(81156014)(14454004)(186003)(86362001)(36756003)(1076003)(76176011)(68736007)(81166006)(256004)(7416002)(8936002)(72206003)(14444005)(52116002)(6486002)(386003)(6506007)(305945005)(11346002)(2906002)(2616005)(102836004)(50226002)(6436002)(66066001)(71190400001)(486006)(316002)(6512007)(4326008)(446003)(107886003)(71200400001)(476003)(97736004)(26005)(6116002)(3846002)(105586002)(478600001)(25786009)(53936002)(54906003)(99286004)(7736002)(2501003)(106356001)(110136005);DIR:OUT;SFP:1101;SCL:1;SRVR:BN6PR11MB0004;H:BN6PR11MB1842.namprd11.prod.outlook.com;FPR:;SPF:None;LANG:en;PTR:InfoNoRecords;A:1;MX:1;
received-spf: None (protection.outlook.com: microchip.com does not designate
 permitted sender hosts)
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam-message-info: 7rIcn2vPC0EwXGSIGOBvDMvioGzPjgoJk/JdYftPp5FpzIhiV1/B3Scg8IbJ5Haj8tTjX8TAbCbuTEh7TUlH6EiJdNYU0sA9Fqnk4govXiRghABmsqbLFd/L8S5Yc/n+MMuHKCf8c5+dvz3rwXr0TuAn02xsOiCmMJxfro7CAyto45eneqSJZYFk+oWkRbkYxFlngNb3xeNb2gLU9s3KloGbFh0EgpbjQ4B2AecS0haxnwYsnmPTgoZ9dE5tPiQIV2n706aa/TjjOw+nua9lo4eWOACLLrWI9t0zOLOAzk+wYw7ek2qf2PvVitf0C6fxrMPA2kVjiH4e1qVJSrvh7/90Ct1AfRt6LOceXtUbxbLpTB/vyhrKCBE1VbCPajcPwFl6FSCG1NpLBt24rjdTh+iGLSaa3BzTV2pQvML2tQw=
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: 584ce8a7-f175-492f-083f-08d68797552f
X-MS-Exchange-CrossTenant-originalarrivaltime: 31 Jan 2019 16:15:33.9164
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3f4057f3-b418-4d4e-ba84-d55b4e897d88
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN6PR11MB0004
X-OriginatorOrg: microchip.com
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Tudor Ambarus <tudor.ambarus@microchip.com>

Let general names to core drivers.

Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
---
v2: update after the removing of iomem access wrappers

 drivers/spi/atmel-quadspi.c | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/drivers/spi/atmel-quadspi.c b/drivers/spi/atmel-quadspi.c
index 3a7648ea07e8..4105ded68f44 100644
--- a/drivers/spi/atmel-quadspi.c
+++ b/drivers/spi/atmel-quadspi.c
@@ -158,14 +158,14 @@ struct atmel_qspi {
 	struct completion	cmd_completion;
 };
=20
-struct qspi_mode {
+struct atmel_qspi_mode {
 	u8 cmd_buswidth;
 	u8 addr_buswidth;
 	u8 data_buswidth;
 	u32 config;
 };
=20
-static const struct qspi_mode sama5d2_qspi_modes[] =3D {
+static const struct atmel_qspi_mode sama5d2_qspi_modes[] =3D {
 	{ 1, 1, 1, QSPI_IFR_WIDTH_SINGLE_BIT_SPI },
 	{ 1, 1, 2, QSPI_IFR_WIDTH_DUAL_OUTPUT },
 	{ 1, 1, 4, QSPI_IFR_WIDTH_QUAD_OUTPUT },
@@ -175,8 +175,8 @@ static const struct qspi_mode sama5d2_qspi_modes[] =3D =
{
 	{ 4, 4, 4, QSPI_IFR_WIDTH_QUAD_CMD },
 };
=20
-static inline bool is_compatible(const struct spi_mem_op *op,
-				 const struct qspi_mode *mode)
+static inline bool atmel_qspi_is_compatible(const struct spi_mem_op *op,
+					    const struct atmel_qspi_mode *mode)
 {
 	if (op->cmd.buswidth !=3D mode->cmd_buswidth)
 		return false;
@@ -190,12 +190,12 @@ static inline bool is_compatible(const struct spi_mem=
_op *op,
 	return true;
 }
=20
-static int find_mode(const struct spi_mem_op *op)
+static int atmel_qspi_find_mode(const struct spi_mem_op *op)
 {
 	u32 i;
=20
 	for (i =3D 0; i < ARRAY_SIZE(sama5d2_qspi_modes); i++)
-		if (is_compatible(op, &sama5d2_qspi_modes[i]))
+		if (atmel_qspi_is_compatible(op, &sama5d2_qspi_modes[i]))
 			return i;
=20
 	return -1;
@@ -204,7 +204,7 @@ static int find_mode(const struct spi_mem_op *op)
 static bool atmel_qspi_supports_op(struct spi_mem *mem,
 				   const struct spi_mem_op *op)
 {
-	if (find_mode(op) < 0)
+	if (atmel_qspi_find_mode(op) < 0)
 		return false;
=20
 	/* special case not supported by hardware */
@@ -232,7 +232,7 @@ static int atmel_qspi_exec_op(struct spi_mem *mem, cons=
t struct spi_mem_op *op)
 	if (!(aq->mr & QSPI_MR_SMM))
 		writel_relaxed(QSPI_MR_SMM, base + QSPI_MR);
=20
-	mode =3D find_mode(op);
+	mode =3D atmel_qspi_find_mode(op);
 	if (mode < 0)
 		return -ENOTSUPP;
=20
--=20
2.9.5