Received: by 2002:ac0:8c9a:0:0:0:0:0 with SMTP id r26csp89241ima; Thu, 31 Jan 2019 23:35:58 -0800 (PST) X-Google-Smtp-Source: AHgI3IZLwIjgURkUnVn/GTYIGXZWY+z3Fdv0lznpB2pbWb6bK8532AempyJoQBvG6bTTa4kdiPqn X-Received: by 2002:a63:5a57:: with SMTP id k23mr1138342pgm.5.1549006558688; Thu, 31 Jan 2019 23:35:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549006558; cv=none; d=google.com; s=arc-20160816; b=eN+P82N6LdQvIxunbX7q9INjMqrwlK1s2xt2qCOD3uKNVzpOxdPCEFDoKKFZojlcbp 9RQRfm15PWJ88pPOkXyaLaUqJRHnlrfFNIlJMsb7Bb7k/W8y7X2ZuFe1+BE+tUZZFgKZ aLyqi3m4lEuSMcRIoXZKzgrtb2Uc7KAMHYtV6NZLNb0pOovkpvsQM+aY2J+JFHMOcxpo CRw80eIX7x3UEixARTpB98B4BB7TvXXclrsSZbA8Bsb1EGcy0Fow+hwoc9tiyDXpoWCT Pd1ES+PriM/I5ael+zr13R4Oe8sPxCq9NRmhzRF6YvtWfY+tI0tunQdDGi2/5jJC810X BLPw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=4BC7+G6fLLTBH50F8TpiUZ9Dn6709eCK0i1lOW0mGo4=; b=04zxNZ5xmHVk5LibLV2tP7g1RdyVMRBeMTO/kG62PveIhJ4w0mAPykDByh3FQsQg0x 12ZVouDGAzcAUHoxJm/LpPAk3oOpWPbos9kd1PZA5o2M8blj0MX1MihVyoIHX+fhL6rf 4kq4GEFiaqXhcEGJwM+xFZn3SE6ccVPQcs5F3bd53XW3pV6zS4zsgA0foSDe1hi5ERK2 s0pCKBDeS7O5jZCVlzQK+OEs7ZRRwlOrtO7euxNvScCEcX9n5eFxFkLnGv4CzgRKgiZx PyOGDqKe5UQzEoBGVpu0GzAWned1aLP/yzSuyGyfsFiulb89ijepRJa0d6/7mF8MYfiQ CgEQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e17si6283912pgj.142.2019.01.31.23.35.43; Thu, 31 Jan 2019 23:35:58 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727941AbfBAHcq (ORCPT + 99 others); Fri, 1 Feb 2019 02:32:46 -0500 Received: from mga12.intel.com ([192.55.52.136]:57767 "EHLO mga12.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727538AbfBAHco (ORCPT ); Fri, 1 Feb 2019 02:32:44 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga106.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 31 Jan 2019 23:32:43 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.56,547,1539673200"; d="scan'208";a="114430719" Received: from rajneesh-desk.iind.intel.com ([10.223.86.34]) by orsmga008.jf.intel.com with ESMTP; 31 Jan 2019 23:32:41 -0800 From: Rajneesh Bhardwaj To: platform-driver-x86@vger.kernel.org Cc: dvhart@infradead.org, andy@infradead.org, linux-kernel@vger.kernel.org, Rajneesh Bhardwaj , "David E. Box" , Srinivas Pandruvada Subject: [PATCH 05/10] platform/x86: intel_pmc_core: Include Reserved IP for LTR Date: Fri, 1 Feb 2019 13:02:29 +0530 Message-Id: <20190201073234.13280-6-rajneesh.bhardwaj@linux.intel.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190201073234.13280-1-rajneesh.bhardwaj@linux.intel.com> References: <20190201073234.13280-1-rajneesh.bhardwaj@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Recently introduced commit "platform/x86: intel_pmc_core: Show Latency Tolerance info <51337cd94d18184601ac0fb4cf1a02b8bbabc3d7> skipped the LTR from a reserved IP. Though this doesn't cause any functional issue but it is needed for the consumers of "ltr_ignore" as the index printing for "ltr_show" is missing. For example, w/o this change, a user that wants to ignore LTR from ME would do something like echo 5 > ltr_ignore but the index for ME is 6. Printing a reserved IP helps to properly calculate LTR ignore offsets. Cc: "David E. Box" Cc: Srinivas Pandruvada Signed-off-by: Rajneesh Bhardwaj --- drivers/platform/x86/intel_pmc_core.c | 2 ++ drivers/platform/x86/intel_pmc_core.h | 2 ++ 2 files changed, 4 insertions(+) diff --git a/drivers/platform/x86/intel_pmc_core.c b/drivers/platform/x86/intel_pmc_core.c index 125461ca2927..835ed6d333bf 100644 --- a/drivers/platform/x86/intel_pmc_core.c +++ b/drivers/platform/x86/intel_pmc_core.c @@ -108,6 +108,7 @@ static const struct pmc_bit_map spt_ltr_show_map[] = { {"SATA", SPT_PMC_LTR_SATA}, {"GIGABIT_ETHERNET", SPT_PMC_LTR_GBE}, {"XHCI", SPT_PMC_LTR_XHCI}, + {"Reserved", SPT_PMC_LTR_RESERVED}, {"ME", SPT_PMC_LTR_ME}, /* EVA is Enterprise Value Add, doesn't really exist on PCH */ {"EVA", SPT_PMC_LTR_EVA}, @@ -276,6 +277,7 @@ static const struct pmc_bit_map cnp_ltr_show_map[] = { {"SATA", CNP_PMC_LTR_SATA}, {"GIGABIT_ETHERNET", CNP_PMC_LTR_GBE}, {"XHCI", CNP_PMC_LTR_XHCI}, + {"Reserved", CNP_PMC_LTR_RESERVED}, {"ME", CNP_PMC_LTR_ME}, /* EVA is Enterprise Value Add, doesn't really exist on PCH */ {"EVA", CNP_PMC_LTR_EVA}, diff --git a/drivers/platform/x86/intel_pmc_core.h b/drivers/platform/x86/intel_pmc_core.h index 1a0104d2cbf0..0680ca397b57 100644 --- a/drivers/platform/x86/intel_pmc_core.h +++ b/drivers/platform/x86/intel_pmc_core.h @@ -46,6 +46,7 @@ #define SPT_PMC_LTR_SATA 0x368 #define SPT_PMC_LTR_GBE 0x36C #define SPT_PMC_LTR_XHCI 0x370 +#define SPT_PMC_LTR_RESERVED 0x374 #define SPT_PMC_LTR_ME 0x378 #define SPT_PMC_LTR_EVA 0x37C #define SPT_PMC_LTR_SPC 0x380 @@ -156,6 +157,7 @@ enum ppfear_regs { #define CNP_PMC_LTR_SATA 0x1B68 #define CNP_PMC_LTR_GBE 0x1B6C #define CNP_PMC_LTR_XHCI 0x1B70 +#define CNP_PMC_LTR_RESERVED 0x1B74 #define CNP_PMC_LTR_ME 0x1B78 #define CNP_PMC_LTR_EVA 0x1B7C #define CNP_PMC_LTR_SPC 0x1B80 -- 2.17.1